


6. SystemVerilog for Sequential Design (2)

6.1 State Machines



SystemVerilog Model of State Machine



- SystemVerilog describes concurrent hardware
 - Each always block describes a piece of hardware
 - Therefore we can have more than one always block in a module
 - This model has one combinational block (Next State and Output) and one sequential (State Register)




SystemVerilog Model of State Machine

- Use an enumerated type for the states
 - Don't need to do a state assignment
- Combinational part is modelled with always_comb
 - Assign to next state and to outputs
 - Case statement one branch for each state
 - If statements in each branch for Mealy (conditional) outputs and for selecting next state
 - Default assignments to each output and next state at start, to avoid accidental memory
- Sequential part is modelled with always_ff
 - Just like a flip-flop




State Machine Example

Traffic Light Controller





ASM Chart



Two states (G and R)

Two inputs (CAR and TIMED)

Three outputs

(Minor=Green/Major=Red;
Major=Green/Minor=Red;
Start_timer)



```
module traffic (output logic start timer,
   major green, minor green,
   input logic clock, n reset, timed, car);
enum {G, R} present state, next state;
always ff @ (posedge clock, negedge n reset)
  begin: SEQ //label
    if (!n reset)
      present state <= G;</pre>
    else
      present state <= next state;</pre>
  end
```

Southamptor

```
always comb
 begin: COM
  start timer = '0;
 minor green = '0;
 major green = '0;
  next state = present state;
  unique case (present state)
    G: begin
       major green = '1;
       if (car)
         begin
         start timer = '1;
         next state = R;
         end
       end
                           endmodule
```

```
R: begin

minor_green = '1;

if (timed)

next_state = G;

end

endcase
end
```



Comments

- present_state and next_state must be variables of enumerated type
- Care is needed with combinational process can easily create latches *BAD!*
 - Default values for outputs and next state
- always blocks are labelled need begin and end.
- unique case checks that all states are included
- There are other ways to do this, but this is recommended.



For you to do

• How would you build the timer? Can you find a suitable design from an earlier lecture?