


3. Diff. a neat diagram, explain Von neuman and Harvard Architecture.


Von-neuman



- * The Von Neumann architecture - also known as the von-neumann model or Princeton architecture.
- * The term "von-neumann architecture" has evolved to mean any stored-program computer in which an instruction fetch and a data operation cannot occur at the same time because they share a common bus.
- * The design of a von-neuman architecture machine is simpler than a Harvard architecture machine which is also a stored-program system but has one dedicated set of address and data buses for reading and writing to memory, and another set of address and data buses to fetch instructions.

- * A stored-program digital computer keeps both program instructions and data in read-write, random-access memory.

Harvard architecture



The Harvard architecture is a computer architecture with separate storage and signal pathway for instructions and data, it contrasts with the Von-Neumann architecture where program instructions and data share the same memory and pathways.

Harvard architecture has two separate buses for instruction and data. Hence, CPU can access instructions and read/write data at the same time. This is the major advantage of Harvard architecture.

Q. List the difference RISC w/s CISC machines

RISC



- * An instruction set architecture that is designed to perform a smaller number of computer instructions so that it can operate at a higher speed.
- * Stands for Reduced Instruction set computer
- * Utilize a small, highly optimized set of instructions
- * More machine oriented
- * Simple and requires one clock cycle to execute instructions
- * More registers
- * Has simple instructions the program length is long
- * Requires more RAM

CISC

- * A full set of computer instructions that intends to provide the necessary capabilities in an efficient way.
- * Stands for complex Instruction set computer
- * Utilize a large, specialized and a complex set of instructions
- * More programmer oriented
- * Complex and requires multiple clock cycles to execute an instruction
- * Fewer registers
- * Has complex instructions the program length is short
- * Requires a minimum amount of RAM

16 registers are R0 to R15. In that those registers (R13, R14, R15) are special purpose registers. These three registers used for only important functions in the program.

ARM Programming model.



format of the Program status register

The ARM processor consists of

- * Arithmetic Logic unit (32 bit)
- * One booth multiplier (32-bit)
- * One barrel shifter
- * One control unit
- * Register file of 37 registers each of 32 bits

ARM Registers: ARM 7 has a total 37 registers. In which 31 are general-purpose registers of 32 bits and 6 are status registers. But all these registers are not seen at once. At any time among the 31 registers only 16 registers are available to the user.

| | | | | | | | | | | | | | | | |
|----|----|----|----|----|----|----|----|-----|-----|-----|-----|-----|-----|-----|-----|
| r0 | r1 | r2 | r3 | r4 | r5 | r6 | r7 | r8 | r9 | r10 | r11 | r12 | r13 | r14 | r15 |
| | | | | | | | | Fig | Fig | Fig | Fig | Fig | Fig | Fig | Fig |
| | | | | | | | | r8 | r9 | r10 | r11 | r12 | r13 | r14 | r15 |
| | | | | | | | | | | | | | SP | LR | PC |

Fig: Fast Interrupt request.

In this 15 registers, the r13 acts as a stack pointer register and r14 acts as a link register and r15 acts as a program counter register.


④ With a neat diagram, explain the programming model of ARM.

- * ARM is a flexible programming designed architecture with different applications.
- * Design is simple, optimum and economic.
- * A processor's instruction set defines the operations that the programmer can use to change the state of the system in which the processor.
- * This state usually comprises the value of the data items in the processor's visible registers and the system's memory.
- * Each instruction can be viewed as performing a defined transformation from the state before the instruction is executed to state after it has completed.

ARM Registers:

- * ARM has 31 general purpose 32 bit registers.
- * 16 registers only visible registers.
- * 16 registers are user mode registers.
- * Other registers are used to speed up execution processing.


3. With a neat diagram, explain the ARM7 architecture.



The ARM7 processor is based on Von. Neuman model with a single bus for both data and instructions. Though this will decrease the performance of ARM, it is overcome by the pipe line concept, ARM uses the Advanced Microcontroller bus Architecture. This AMBA includes two system buses: the AMBA High-speed bus (AHB) or the advanced system bus (ASB), and the advanced Peripheral bus.

| m(4:0) | mode | accessible registers set | |
|--------|------------|-------------------------------|----------------------|
| 10000 | User | PC, P14..P0 | CPSR |
| 10001 | FIQ | PC, P14-fiq, P8-fiq, P7-fiq | CPSR, SPSP-fiq |
| 10010 | I/O | PC, P14-irq, P13-irq, P12..P0 | CPSR, SPSP-irq |
| 10111 | Supervisor | PC, P14-svc, P8-svc, P7..P0 | CPSR, SPSP-svc |
| 10111 | Abort | PC, P14-abt, P8-abt, P7..P0 | CPSR, SPSP-abt |
| 11011 | Undefined | PC, P14-und, P8-und, P7..P0 | CPSR, SPSP-undefined |

⑥ With a neat diagram, explain the three-stage pipeline of ARM



three staged pipeline of ARM

ARM Pipelining:

- * A pipelining is the mechanism used by RISC processor to execute instructions.
- * by speeding up the execution by fetching the instructions while other instructions are being decoded and executed simultaneously.

- which in turn allows the memory system and processor to work continuously
- The pipeline design for each ARM family is different

Pipelining is a design technique or a process which plays an important role in increasing the efficiency of data processing in the processor of a computer and microcontroller. By keeping the processor in a continuous process of fetching, decoding and executing called (F&E cycle)


Pipeline

- × Fetch loads an instruction from memory.
- × Decode identifies the instructions to be executed.
- × Execute processes the instructions and writes the result back to the register.
- × By overlapping the above stages of execution of different instructions, the speed of execution is increased.
- × The pipelining allows the core to execute an instruction every cycle, which results in increased throughput.

Features of I2C


- > It supports multiple data speed: standard mode, fast mode, Fast-mode plus, high speed mode, and ultra fast mode (100nm/s).
- * Independent master, slave, and monitor functions.
- * Supports both Multi-master and multi-master with slave function.
- * Multiple I2C slave addresses supported in hardware.
- * 10-bit addressing supported with software serial.
- * I2C operates in 3 speeds: 100kbp, 400kbp and 2.4mbp.

25. With a neat diagram, explain the pull up and pull down.



Q2. With a neat diagram explain the working of SPI interface.

SPI is called as a 4-wire bus as it requires four wires for its communication. In case of single slave select (SS) it is not required. So SPI requires more communication lines as compared to UART, i.e., 0, 1, 2, 3.



- * SCK or SCLK: Serial clock, clock generated by master.
- * MOSI or SDI: Master Output slave Input, data output from master.
- * MISO or SDO: Master Input slave Output, data output from slave.
- * SS: Slave select, often an active low input of slave.

When multiple slave devices are used, an independent slave select line is connected from master to each slave device.

Bit rate: Bit rate refers to the rate at which data is processed or transferred. It is usually measured in units ranging from bps for smaller values to kbps and mbps.

Bit rate is also known as bitrate or data rate.


$$BR(\text{Bit rate}) = D \div T$$

where

BR: Bit rate


D: Amount of Data

T: Time (in seconds)



Baud = 30

Bit rate = 10 bps



Baud = 10

Bit rate = 30 bps

* (CPOL significance) This defines whether the clock signal will be high (CPOL = 1) or low (CPOL = 0) before the chip select goes low.

* (CPHA significance) It tells whether the data is sampled during first edge of the clock signal or the second edge of the clock signal.

If CPHA = 0, CPOL has to be 0 so that sampling can happen during the rising edge of the signal.

If CPHA = 1, CPOL has to be 1 so that the sampling can happen during the falling edge of the signal.

| Mode | CPOL | CPHA |
|------|------|------|
| 0 | 0 | 0 |
| 1 | 0 | 1 |
| 2 | 1 | 0 |
| 3 | 1 | 1 |

24) With a neat diagram explain the functions of I2C and its working.

I2C stands for Inter-Integrated circuit. It is a bus interface communication protocol. Incorporated into devices for serial communication.

30. Explain the LPC2148 microcontroller GPTO pins.

GPTO: General Purpose Parallel Input/output

GPTO registers control the device pins which are not linked to a particular peripheral function. The device pins can be arranged as I/P or O/P. Individual registers allow for clearing any number of O/P's concurrently. The output register value can be read back and the present condition of the port pins.

General-purpose input/output registers are mapped to the processor bus and for the best probable I/O logic.

- These registers are addressable bytes.
- The total value of a port can be written in the only instruction.

10. bit ADI

The microcontroller like LPC2148 has 32 bit GPTO

1. Port 0

2. Port 1

Working of I2C communication Protocol.

It uses only 2 bi-directional open-drain lines for data communication called SDA & SCL. Both these lines are pulled up.


Serial Data (SDA): Transfer of data takes place through this pin.

Serial clock (SCL): It carries the clock signal.

I2C operates in 2 modes:

- * Master mode

- * Slave mode



According to I2C protocols, the data line can not change when the clock line is high, it can change only when the clock line is low.

1. Start condition - 1 bit
2. Slave address - 8 bit
3. Acknowledge - 1 bit

Port 0 is a 32 bit port

- Out of these 32 pins, 24 pins can be configured as either general purpose input or output
- 1 of these 32 bit can be configured as general purpose output only
- 3 of these 32 pins are reserved, hence they are not available for use

Port 1 is also a 32 bit port. Only 16 of these 32 pins are available for use as general-purpose input or output

21. With a neat diagram, explain baud rate. Bit rate. explain the calculations.

Baud rate:- Baud rate is number of signal units per second. It can be defined as per second number of changes. Baud rate focuses on data transmission. Baud rate can be calculated as Baud rate, $r = \text{Bit rate, } f / \text{the number of bit per, baud, } n$

Baud rate calculator says baud - rate = Bit rate / Number of bits to calculate the Baud rate, Baud rate refers to the number of signal or symbol changes that occur per second.


Working of SPI

Master will generate clock whenever it wants to write data to a slave device. After clock pulses data in the master device and data in the slave device ($B7-B0$) is transferred to the master device.

Features of SPI:

SPI signals include the standard serial clock, master in slave out, master out slave in, bidirectional serial data and slave select. The SPI master component should be used and since the PSoC device is required to interface with one or more SPI slave devices.

23. In SPI, with a neat timing diagram, explain the CPHA and CPOL usage.



19) Explain the LPC2148 microcontroller Block diagram

The ARM has launched several processors that have different features as well as the different cost for a wide variety of applications.

The first ARM architecture design has 32-bit processor, but now it reached 64-bit processor.

ARM7 based LPC2148 microcontroller

The ARM7 is a 32-bit general purpose microprocessor, and it offers some of the features like little power utilization and high performance.

The architecture of an ARM is depended on the principle of CISC.

Interrupt sources

Every peripheral device consists of a single interrupt line allied to the VIC (Vector interrupt controller), although it can have various interrupt flags inside.

On-chip flash program memory

The microcontroller LPC2148 includes a flash memory like 32 KB, 128 KB, 256 KB. This flash memory can be used for both data storage as well as code.

19) Explain the following addressing modes in ARM

- a) Two address modes b) Three address modes
c) Single address mode instructions with respect to ARM

a) ^{Two} ~~Three~~ address Instruction: This is common in commercial computers. Here two address can be specified in the instruction. The result can be stored at different location rather than just accumulator but requires more number of bit to represent address.
ex: $ADD\ R_1, R_2, R_2 + R_1$

b) Three address Instruction: This has three address field to specify a register or a memory location. Program created are much short in size but number of bits per instruction increases. These instructions make creation of Program much easier but it doesn't mean that program will run much faster.

$$ADD\ R_1, R_2, R_3 \quad R_1 \leftarrow R_2 + R_3$$


c) One address mode: One address instruction uses implied accumulator (AC) register for all data manipulation. For multiplication and division there is need for a second register.

$$\text{Load } A \quad AC \leftarrow M(n)$$

Types of data flow diagram (DFD)

- * Logical DFD: this type of DFD concentrates on the system process and flow of data in the system.
- * Physical DFD: this type of DFD shows how the data flow is actually implemented in system.

DFD component



Structure Chart

Structure chart is a chart derived from Data flow diagram. It represents the system in more detail than DFD.


HIPO Diagram

HIPO diagram is a combination of two organized methods to analyze the system and provide the means of documentation.

Structure English:

It is the responsibility of higher software management to provide accurate information to the programmer to develop accurate yet fast code.

little endian byte order. The least significant byte of the data is placed at the byte with the lowest address. The rest of the data is placed in order in the next three bytes in increasing



(ii) Write a C program to find the endianness of a given number.

```
#include <stdio.h>
```

```
int main()
```

```
{
```

```
    unsigned int x = 0x76543210;
```

```
    char *c = (char *) &x;
```

```
    printf ("x is: 0x%x\n", x);
```

```
    if (*c == 0x10)
```

```
    {
```

```
        printf ("underlying architecture is little endian.\n");
```

```
    }
```

```
    else {
```

```
        printf ("underlying architecture is big endian.\n");
```

```
    }
```

```
    return 0;
```

```
}
```

Q1) What is Endianness? List the types. Give examples.

Endianness: In computing, endianness is the ordered sequence of bytes of a word of digital data in computer memory. On most modern computers, the smallest data group with an endianness address is eight bits and is called byte. Larger groups comprise two or more bytes. For example, a 32 bit word contains four bytes.

There are two types of endianness they are:

- * Big endian
- * Little endian

Big endian byte Order: The most significant byte (the big endian) of the data is placed at the byte with the lowest address. The rest of the data is placed in order in the next three bytes in memory.

| 12 | 34 | 56 | 78 |
|------------|------------|------------|------------|
| 0x00000012 | 0x00000034 | 0x00000056 | 0x00000078 |

with extra 2 bits to fill 32 bits

0000 0000 0000 0000 0000 0001 0000 1010

3/ instructions aligned at half word will be treated by a word aligned machine each two instructions will be considered by the machine as single instructions leading to error

- ⑫ Explain the software tools involved and processing the source file with a neat diagram

Software analysis and design includes all activities which help the transformation of requirement specification into implementation. Requirement specification specify all functional and nonfunctional expectations from the software. These requirements specifications comes in the shape of human readable and understandable documents. To which a computer has nothing to do

Design Tools:

Data flow diagram: Data flow diagram is graphical presentation of flow of data in an information system. It is capable of depicting incoming data flow, outgoing data flow and stored data

Word: A word is a fixed sized piece of data handled as a unit by the instruction set of the hardware of the processor. The number of bits in a word is an important characteristic of any specific processor design or computer architecture. word is 32 bit.

Q) Explain word align and half word align in ARM memory

Word alignment & half word alignment

Word alignment with respect to machine instruction is how the instruction should be broken into blocks, and how instructions which are shorter than full block should be handled. For short, the alignment is the size of the blocks our machine can access. Suppose we have a computer architecture for which a "word" is 32 bits, and a half word is 16 bits.

Suppose that we have an instruction: 0x010A. This instruction is only 16 bits, a half word. If our system uses half word alignment, two consecutive instructions will look like this: 0000 0000, 0000 1010, 0000 0001, 0000 1010.

But when using word alignment, an instruction must fill up an entire word. Thus 0x010A will be padded

15) Explain a) Bit b) Byte c) Nibble d) Half word
e) Word

Bit :- The bit is the most basic unit of information in computing and digital communications.

A bit is a binary digit, the smallest increment of data on a computer. A bit can hold ~~only~~ one of two values: 0 or 1, corresponding to the electrical values of off/on.

Byte: Byte is the basic unit of information in computer storage and processing. A byte consists of 8 bits.


Nibble: In computer and digital technology, a nibble is four binary digits or half of an eight-bit byte.

A nibble can be conveniently represented by one hexadecimal digit.

Half word: The half word and word for a 16-bit quantity, while long word referred to a 32-bit quantity.

This was in contrast to earlier machines, where the natural unit of addressing memory would be called a word, while a quantity that is one half a word would be called a half word.

- These partitions are defined at system start-up and can be used to store all the segments of the process.



Example of Process with mmu support

ARM architecture-based application processors implement an MMU defined by ARM's virtual memory system architecture. The current architecture defines PTEs for describing 4KB and 64KB pages, 1MB sections and 16MB super-sections; legacy version also defined a 1KB tiny page. ARM uses a two-level page table if using 4KB and 64KB pages, or just a one-level page table for 1MB sections and 16MB sections.

(12) What is MMU? Why MMU required? Give example of Processor with MMU support

MMU: A memory management unit is a computer hardware component that handles all memory and caching operations associated with the processor. In other words, the MMU is responsible for all aspects of memory management. It is usually integrated into the processor, although in some bare systems it occupies a separate IC.

Why MMU required: An important function of the memory management unit is to enable the system to run multiple tasks, as independent programs running in their own private virtual memory space.

Simple Memory Management

- In a multiprogramming environment, a simple memory management scheme is to divide up memory into fixed - sized - partitions.

* Disconnecting

Disconnecting from distracting information and communications such as social media, mail and messaging apps. Depending on your responsibilities, it might be important to completely disconnect for a few hours.

* Work Ritual

Establishing a work ritual that gets you in the right frame of mind for the task or activity at hand.

* Tools

Using tools that allow us to flow. For example, avoid using clunky user interfaces that force us through technical hurdles.

* Flow

Learning to intensely concentrate on things and be in the moment.


The state machine progresses on the test clock (TCK) edge with the value of the test mode select (TMS) pin controlling the behaviour.

Assuming the state machine begins at test-logic-prog. and is triggered by clocking $\text{TMS} = 0$, it enters the Run-Test/Idle state, then clock $\text{TMS} = 1$ it begins selecting a path.

The TAP controller manages the state machine, and depending on the state selected, the output mux is switched.

The two paths are:

- The instruction capture-shift path.
- The data capture-shift path.



Q. What is single Tasking. Give examples of single Tasking application.

monotasking, also known as single-tasking is the process of dedicating oneself to a given task and managing potential interruptions until the task is completed or a significant period of time has elapsed.

Example of single Tasking application

1. Meeting Management

Managing meetings to address one issue at a time as opposed to talking about 10 issues concurrently.

2. Prioritization

Multitasking often results from a lack of prioritization whereby a person tries to do everything at once single tasking requires one task or activity to be prioritized.

3. Scheduling:

Designating a clear time slot for a task or activity.

4. Workspace:

Establishing a workspace that is reasonable free of interruptions and distraction.

Explanation of the features.

V- Thumb Instruction set

ARM Processors support both the 32-bit ARM Instruction set and 16-bit Thumb Instruction set. The original 32-bit ARM instructions consist of 32-bit operands which takes 4 bytes to store in memory. Thumb Instructions consist of 16-bit operands or 2-byte binary pattern to improve the code density.

D- JTAG Debug

JTAG is a serial protocol used by ARM to transfer the debugging information between the processor and the test equipment.

M- Fast Multiplier

Older ARM Processors used a small and simple multiplier unit. This multiplier unit required more clock cycles to complete a single multiplication.

E- Enhanced Instructions

ARM Processors with this mode will support the extended DSP Instruction set for high performance DSP applications.

J- Jazelle

ARM Processors with Jazelle Technology can be used in accelerated execution of Java bytecode.

- Undefined mode is entered when an undefined instruction is executed.

Modes other than User mode are collectively known as privileged modes. Privileged modes are used to handle interrupt or exception or to access protected resources.

① Explain the ARM nomenclature.

The letters or words after "ARM" are used to indicate the features of a processor.

- * X → family
- * Y → Memory Management / Protection unit
- * Z → Cache
- * T → 16 bit thumb decoder
- * D → JTAG Debugger
- * M → Fast Multiplier
- * I → Embedded In-circuit Emulator (ICE) Macrocell
- * E → Enhanced Instructions for DSP (Assume TDMT)
- * J → Jazelle
- * F → Vector floating-point Unit
- * S → Synthesizable Version

F-1 Vector floating point unit

The floating point architecture in ARM Processors provides execution of floating point arithmetic operations

S-1 Synthesizable

ARM processor core is available as source code. This software core can be compiled into a format that can be easily understood by the EDA Tools.

⑩ What is JTAG, explain the JTAG state diagram

JTAG: It is an industry standard for verifying designs and testing printed circuit boards after manufacture.

JTAG implements standard for on-chip instrumentation in electronic design automation.

JTAG state Machine

The state machine is simple, comprising two paths

- * The data register path, used for loading instructions
- * The instruction register (IR) path, used for reading/writing data from/to data register, including the boundary scan register (BSR)

1. If the result is negative and $nz=0$ it is a positive zero

2.

• z is set to 1 if the result of the instruction is zero and to 0 otherwise

• This often indicates an equal result from a comparison

C

• Is set in one of four ways

→ For an addition, including the comparison instruction $cmov$, ca is set to 1 if the addition produced a carry and to 0 otherwise

→ For a subtraction, including the comparison instruction cmp , ca is set to 0 if the subtraction produced a borrow, and to 1 otherwise

→ For non-addition/subtraction that incorporate a shift operation, ca is set to the last bit shifted out of the value by the shifter

→ For other non-addition/subtraction, C is normally left unchanged

V is set to 1 if overflow occurred

→ For an addition or subtraction, V is set to 1 if signed overflow occurred, regarding the operands and result as two's complement signed integers.

→ For non-addition/subtraction, V is normally left undefined

Interrupt bit

I

→ Disable IRQ interrupt when it is set

F

→ Disable FIQ interrupt when it is set

Thumb mode bit

T

→ Thumb mode

Mode bits

| m[4:0] | Mode | Accessible Registers |
|--------|------------|---------------------------------|
| 10000 | user | PC, R14 to R0, CPSR |
| 10001 | FIQ | PC, R14-fiq to R0-fiq, R7 to R0 |
| 10010 | IRQ | PC, R14-irq, R13-irq, R12 to R0 |
| 10011 | Supervisor | PC, R14-svc, R13-svc, R12 to R0 |
| 10111 | Abort | PC, R14-abt, R13-abt, R12 to R0 |
| 11011 | Undefined | PC, R14-und, R13-und, R12 to R0 |
| 11111 | System | PC, R14 to R0, CPSR |

Q Explain the seven different modes of ARM

Seven modes are:


| mode | mode identifier |
|--------------|-----------------|
| * User | usr |
| * FIQ | fiq |
| * IRQ | irq |
| * Supervisor | svc |
| * Abort | abt |
| * Undefined | und |
| * System | sys |

The ARM7 processor has seven modes of operation:

- * user mode is the usual ARM program execution state, and is used for executing application programs
- * Fast interrupt (FIQ) mode supports a data transfer or channel process
- * Interrupt (IRQ) mode is used for general-purpose interrupt handling
- * Supervisor mode is a protected mode for the operating system
- * Abort mode is entered after a data or instruction Prefetch Abort
- * System mode is a privileged user mode

ARM pipeline characteristics

- * The ARM pipeline doesn't process an instruction until it passes completely through the execution stage.
- * To the execution stage, the PC always points to the instruction address + 8 bytes.
- * When the processor is in thumb state PC always points to the instruction address + 4 bytes.
- * While executing branch instruction or branching by doing modification of PC causes the ARM core to flush its pipeline.
- * An instruction in the execution stage will complete its execution even though an interrupt has been raised.



The status register bits


N:

- * Is set to bit 31 of the result of the instruction.
- * If this result is regarded as a two's complement signed integer, then $N = 1$.

36 With a neat diagram explain the concept of arbitration in I2C.

I2C Bus arbitration.

- I2C is designed for multimaster purpose. This means that more than one device can initiate transfer.
- Bus arbitration occurs when two or more masters start a transfer at the same time.
- The I2C bus was originally developed as a multimaster bus. This means that more than one device initiating transfer can be active in the system.
- When using only one master on the bus there is no real risk of corrupted data, except if a slave device is malfunctioning or if there is a fault condition involving the SPI/SCL bus.



When master issues start condition and sends an address, all slaves will listen. If the address does not match the

Pull-up resistors

A pull-up resistor is used to establish an additional logic level on the critical components while making sure that the voltage is well-defined even when the switch is open. It is used to ensure that a wire is pulled to a high logic level in the absence of an input signal. Pull-up resistors with a fixed value was used to connect the voltage supply and a particular pin in the digital logic circuit.

Pull-down resistor. It used to ensure that input to logic systems settle at expected logic level whenever external devices are disconnected or of high impedance. It ensures that the wire is at a defined low logic level when there are no active connections with the device. The pull-down resistor holds the logic signal near to zero volts when no other active device is connected.

address of 1801. this device has to hold back any activity until the bus becomes idle again after a stop condition.

As long as the two masters monitor what is going on the bus and as long as they are aware that a transaction is going on because the last issued command was not a STOP there is no problem.


27 What is clock stretching. Explain clock stretching in I2C.

clock stretching: clock stretching allows an I2C slave device to force the master device into a wait state. A slave device may perform clock stretching when it needs more time to manage data, such as store received data, or prepare to transmit another byte of data.

clock stretching in I2C: I2C devices can slow down communication by stretching SCL. During an SCL low phase, any I2C device on the bus may additionally hold down SCL to prevent it to rise high again, enabling them to slow down the SCL clock rate or to stop I2C communication for a while. This is also referred to as clock synchronization.

In an Ite communication the master device determines the data speed. Unlike RS232 the Ite bus provides an explicit clock signal which allows master and slave to synchronize exactly to a predefined baud rate.

2P Explain the working of DB9 pin and handshaking with the modem.




| Pin | Signal | Signal name | DTE signal direction |
|-----|--------|---------------------|----------------------|
| 1 | DCD | Data carrier detect | In |
| 2 | RXD | Receive data | In |
| 3 | TXD | Transmit data | Out |
| 4 | DTR | Data terminal ready | Out |
| 5 | GND | Ground | - |
| 6 | DSR | Data set ready | In |
| 7 | RTS | Request to send | Out |

| Pin | Signal | Signal name | DTF signal direction |
|-----|--------|----------------|----------------------|
| 8 | CTS | clear to send | In |
| 9 | RTS | ring indicator | In |

Handshaking modem

A modem handshake is what occurs when the transmitting modem answers the phone call and the two modems begin to communicate. Before anything else happens, the modems must evaluate the quality of the line, negotiate error control protocols and data compression that they can both recognize, and work out what the most suitable connection speed should be based on the conditions. This process is called as Handshake.

29. Explain the RS232 connection with a Microcontroller




Serial devices collect data from sensors and send it to another unit, like a computer, for further processing. Data transfer / communication is generally done in two ways serial and Parallel. In parallel mode data transfer is fast and use more number of lines.

Serial communication on the board, use only one or two data lines to transfer data and is generally used for long distance communication. In serial communication the data is sent as one bit at a time.

An important parameter considered while interfacing serial port is the Baud rate which is the speed at which data is transmitted serially. microcontroller can send & receive and receive signal data at different baud rates using software instructions.

30 Explain the frame in UART communication

In UART communication, two UARTs communicate directly with each other. The transmitting UART converts parallel data from a controlling device like a CPU into serial form, transmits it in serial to the receiving UART, which then converts the serial data back into parallel data for the receiving device.



UARTs transmit data asynchronously, which means there is no clock signal to synchronize the output of bits from the transmitting UART to the sampling of bits by the receiving UART.

HOW UART WORKS

The UART that is going to transmit data receives the data from a data bus. The data bus is used to send data to the UART by another device like a CPU, memory or microcontroller. Data is transferred from the data bus to the

Interconnecting CPU in parallel form



- 21 Explain the difference between in detail a) Serial v/s Parallel
b) Analog v/s Digital c) Synchronous v/s Asynchronous

Serial

- Data is transmitted bit after the bit in a single line
- Data congestion take place
- Low speed transmission
- Implementation of serial data is not an easy task
- No. crosstalk problem

The Bandwidth of serial data is much higher

Parallel

- Data is transmitted simultaneously through group of lines (bus)
- No. Data congestion
- High speed transmission
- Parallel data links are easily implemented in hardware
- Crosstalk creates interference between the parallel lines
- The bandwidth of parallel data is much lower

Analog

- * Transmitted modulated signal is analog in nature
- * Amplitude, frequency or phase variations in the transmitted signal represent the information or message.
- * Noise immunity is poor for AM, but improved for FM and PM.
- * Coding is not possible
- * FDM is used for multiplexing
- * Analog modulation systems are AM, FM, PM, PAM, APM etc

Digital

- * Transmitted signal is digital i.e. train of digital pulses
- * Amplitude width, or position of the transmitted pulse is constant. The message is transmitted in the form of code word
- * Noise immunity is excellent
- * Coding techniques can be used to detect and correct the error
- * TDM is used for multiplexing
- * Digital modulation systems are PM, DM, FDM, DPCM etc

Synchronous

- * Communicated in real time
- * Greater interruption is a waste of time
- * A data transfer method that sends a continuous stream of data to the receiver using regular timing signals that ensure both transmitter and receiver are synchronized with each other
- * Sender and receiver operate on the same clock frequency
- * Faster
- * There is no overhead of extra start and stop bit
- * Use constant time interval
- * Used in chat rooms and video conferencing

Asynchronous

- * Communicated in real time
- * Eliminates interruption
- * A data transfer method that sends data from transmitter to receiver with parity bits
- * Sender and receiver operate on different clock frequencies
- * Slower
- * Use start and stop bit
- * Use random or irregular time intervals
- * Used in emails