Lab03 Single cycle CPU (Simple version)

109550053楊立嘉

PART 1. Result with Ubuntu

using WSL in VS code to do implementation

PART 2. Implementation Detail

PC + 4 Adder

ALU

 It is almost same with I did in Lab 2, just add line 40~46 to do XOR, SLL and SRA using operator.

```
odule alu(
                              rst_n,
  input signed [32-1:0]
input signed [32-1:0]
input [ 4-1:0]
                              src1,
                              src2,
                 [ 4-1:0]
                             ALU_control, // 4 bits ALU control input (input)
                             result,
                             zero,
                             cout,
                             overflow
  );
 wire [32-1:0]
                    per_cout;
                    slt;
 wire [32-1:0]
                    eq;
                    sign_check, add, sign;
                    over;
 alu32 a1(.src1(src1),
           .src2(src2),
           .less(slt),
           .Ainvert(ALU_control[3]),
           .Binvert(ALU_control[2]),
          .cin(ALU_control[2]),
           .operation(ALU_control[1:0]),
           .result(res),
          .cout(per_cout),
           .eq(eq),
           .overflow(over),
           .Sign(sign)
  assign slt = eq[31] ? src1[31] : sign;
assign add = ALU_control[1] & ~ALU_control[0];
```

```
| always @ (*) begin | if (rst_n) begin | if (rst_n) begin | if (ALU_control == 4'b0011) | //特判xor | result <= src1 ^ src2; else if(ALU_control == 4'b1110) | result <= src1 << src2; else if(ALU_control == 4'b1111) | result <= src1 >>> src2; else if(ALU_control == 4'b1111) | result <= src1 >>> src2; else | begin | result <= res; | //特判sra | //特判sra | result <= res; | //特 result 的所有位數拿出來做 nor | cout <= per_cout & add; | //由 cla adder 拿出 carry out 之後,再確認是否是作加減法 | overflow <= over & add; | //加了& ad · 因為做加剪髮才會需要判斷overflow | end | en
```

ALU control

• The ALU_control_input I defined for XOR, SLL and SRA are 0011, 1110 and 1111.

Decoder

• note that I implement <u>Decoder.v</u> under the situation that this lab only need to solve R-type instruction, so I didn't use <u>ALUOP</u> to determine current instruction type, just set up every control line for R-type.

```
timescale 1ns/1ps
     module Decoder(
                           instr_i,
         input [32-1:0]
                            ALUSrc,
                            RegWrite,
                            Branch,
         output wire [2-1:0] ALUOp
         );
            [7-1:0]
                        opcode;
           [3-1:0]
                        funct3;
           [3-1:0]
                        Instr field;
           [9-1:0]
                        Ctrl o;
     assign funct3 = instr_i[14:12];
     assign opcode = instr_i[6:0];
     assign Branch = 1'b0;
     assign RegWrite = 1'b1;
     assign ALUOp = 2'b10;
     assign ALUSrc = 1'b0;
26
     endmodule
```

Simple Single CPU

- · Just screenshot parts that we need to fill.
- note that the input of decoder instr_i is whole 32 bits instr but not 7 bits, because the input TAs gave in Decoder.v is 32 bits. As for the input of ALU_Ctrl is only 4 bits, I[30] and func3, also follow TAs' setting in ALU_Ctrl.v.

```
.clk i(clk i),
        .rst_i(rst_i),
        .pc_i(pc_i),
        .pc_o(pc_o)
        .addr_i(pc_o),
        .instr_o(instr)
        );
Reg_File RF(
        .clk_i(clk_i),
        .rst_i(rst_i),
        .RSaddr_i(instr[19:15]),
        .RTaddr_i(instr[24:20]),
        .RDaddr_i(instr[11:7]),
        .RDdata_i(ALUresult),
        .RegWrite_i(RegWrite),
        .RSdata_o(RSdata_o),
        .RTdata_o(RTdata_o)
        );
       Decoder(
.instr_i(instr),
        .ALUSrc(ALUSrc),
        .RegWrite(RegWrite),
        .Branch(branch),
        .ALUOp(ALUOp)
        );
        .src1_i(pc_o),
        .src2_i(imm_4),
        .sum_o(pc_i)
```

PART 3. Experience

How to define ALU_control_input for XOR, SLL and SRA confuses me for a long time, I want to implement using "normal" definition, but I google and find : some people define ALU_control_input just using 3 bits, some people define SRA as 1011, some 1101, just like screen shot below from google searching "SRA alu control input".

All in all, I define this ALU_control_input by myself, but I still do not understand why there is not a formal definition.

ALU Control	Instruction	Module input/output
0010	addu	module ALU (input1, input2, alu_control, shift_amount, ALUout, zero)
0110	subu	output [31:0] ALUout;
0000	and	output zero;
0001	or	input [31:0] input1, input2;
1001	xor	input [3:0] alu_control;
1010	sll	input [4:0] shift_amount;
1011	sra	
1100	srl	
0111	slt	// your code here (behavioral code is OK)
1110	sltu	
XXXX	jr	endmodule

Operation	ALU Control Line
AND	0000
OR	0001
SLL	0011
SRL	0100
ADDU	1000
SUBU	1001
XOR	1010
SLTU	1011
NOR	1100
SRA	1101
LUI	1110

Finally, I think I done Decoder.v use tricky method, because I done everything just for R-type instruction. Hope that when needed in following lab, I can fix this quickly.