# Lab05: 5-Stage Pipeline Processor

team 29, teammate : 109550053 楊立嘉, 109550137 徐敏芝

## Part1. Detailed description of the implementation

All instructions we implement in Lab5:

nop

R type: add, sub, and, or, xor, slt

o I type: addi, slti, slli

o load/store: sw. lw

branch/jump: beg, jal

- The six files: Adder, ALU\_Ctrl, alu, decoder, immGen, MUX are almost the same as Lab4, we just add codes corresponding to new instruction in Lab5 in them. Other unit implementation are description as the following.
  - Note that in decoder.v, we turn 1 bit control signal MemToReg into 2 bit control signal WriteBackA, WriteBackB, but we didn't use the variable WriteBackB (still give it a value with zero), because they are used for jair in Lab4 but we do not need to implement it in Lab5, so you can just treat WriteBackA as MemToReg, but we want to save WriteBackB for future use. As the same result, we change control signal WB\_i in all .v files from 3 bits({RegWrite, MemToReg, jump}) to 4 bits ({RegWrite, WriteBackA, WriteBackB, jump}).

#### **ForwardingUnit**

```
/* Write your code HERE */
always @(*) begin
// for src1
if(EXEMEM_RegWrite && (EXEMEM_RD != 0) && (EXEMEM_RD == IDEXE_RS1)) //EX hazard
ForwardA = 2'b10;
else if (MEMWB_RegWrite && (MEMWB_RD != 0) && (MEMWB_RD == IDEXE_RS1)) //Mem hazard
//因為我用 else if 所以可以不用打判斷優先權那一串
ForwardA = 2'b01;
else
ForwardA = 2'b00;

// for src2
if(EXEMEM_RegWrite && (EXEMEM_RD != 0) && (EXEMEM_RD == IDEXE_RS2)) //EX hazard
ForwardB = 2'b10;
else if (MEMWB_RegWrite && (MEMWB_RD != 0) && (MEMWB_RD == IDEXE_RS2)) //Mem hazard
//因為我用 else if 所以可以不用打判斷優先權那一串
ForwardB = 2'b01;
else
ForwardB = 2'b00;
```

#### Hazard\_detection

```
/* Write your code HERE */
always @(*)begin

if (IDEXE_memRead && (IDEXE_regRd == IFID_regRs || IDEXE_regRd == IFID_regRt))begin

PC_write = 1'b0;
    IFID_write = 1'b0;
    control_output_select = 1'b1;//會把 contorl 都變0

end
else begin

PC_write = 1'b1;
    IFID_write = 1'b1;
    control_output_select = 1'b0;//正常的 control 訊號
end
end
```

Just type hazard condition as teacher's slide in the class.

#### Shift\_Left\_1

```
/* Write your code HERE */
assign data_o = {data_i[31-1:0],1'b0};
```

#### IFID\_register

```
Write your code HERE */
always @(posedge clk_i or negedge rst_i)begin
    if (~rst_i) begin //全部設定成0
        address_o <= 32'b0;
        instr_o <= 32'b0;
        pc_add4_o <= 32'b0;
    else if (~IFID_write) begin
        //不給改寫,PC應該是由 PC write 直接控制讓他不變 stall
        address_o <= address_i;</pre>
        instr_o <= instr_o;</pre>
        pc_add4_o <= pc_add4_i;</pre>
    end
    else if(flush) begin
        address_o <= address_i;</pre>
        instr_o <= 32'b0;
        pc_add4_o <= pc_add4_i;</pre>
    else begin
        address_o <= address_i;</pre>
        instr_o <= instr_i;</pre>
        pc_add4_o <= pc_add4_i;</pre>
end
```

- Consider three cases other then normal case:
  - Test case have not start yet: set everything to be zero
  - If load use appear, then disable IFID\_Write, keep instruction the same.
  - If jump or branch happens, flush instruction to zero, and also set PCSrc to 1
     in Pipeline\_CPU.v:

```
assign PCSrc = Jump || (Branch && Branch_zero);
assign IFID_Flush = Jump || (Branch && Branch_zero);
```

### IDEXE\_register/EXEMEM\_register/MEMWB\_register

```
/* Write your code MERE */
always @(posedge clk i or negedge rst_i)begin
    if (¬rst_i)begin //全部設定成o
        instr_0 < 0;
        WB_0 <= 0;
        Mem_0 <= 0;
        Exe_0 <= 0;
        data1_0 <= 0;
        data2_0 <= 0;
        immgen_0 <= 0;
        alu_ctrl_input <= 0;
        WBreg_0 <= 0;
        pc_add4_0 <= 0;
        RS1_0 <= 0;
        RS2_0 <= 0;
        end
        else begin
        instr_0 <= instr_i;
        WB_0 <= WB_i;
        Mem_0 <= Kee_i;
        data1_0 <= data1_i;
        data2_0 <= data1_i;
        data2_0 <= data1_i;
        data1_0 <= data1_i;
        data2_0 <= immgen_i;
        alu_ctrl_input <= alu_ctrl_instr;
        WBreg_i;
        pc_add4_0 <= pc_add4_i;
        RS1_0 <= RS1_i;
        RS2_0 <= RS2_i;
        end
```

```
/* Write your code HERE */
always @(posedge clk_i or negedge rst_i)begin

if (-rst_i)begin /全部設定成の

instr_o <= 0;

WB o <= 0;

Mem_o <= 0;

zero_o <= 0;

alu_ans_o <= 0;

rtdata_o <= 0;

wBreg_o <= 0;

pc_adda_o <= 0;

end

else begin

instr_o <= instr_i;

wB_o <= wB_i;

Mem_o <= Mem_i;

zero_o <= zero_i;

alu_ans_o <= alu_ans_i;

rtdata_o <= rtdata_i;

wBreg_o <= kBreg_i;

pc_addd_o <= pc_addd_i;

end

end
```

```
/* Write your code HERE */
always @(posedge clk_i or negedge rst_i)begin
if (-rst_i)begin //全部設定成0

WB _0 = 4'be;
DM_0 = 32'be;
alu_ans_0 = 32'be;
wBreg_0 = 5'be;
pc_add4_0 = 32'be;
end
else begin


WB _0 = WB_i;
DM_0 = DM_i;
alu_ans_0 = alu_ans_i;
wBreg_0 = wBreg_i;
pc_add4_0 = pc_add4_i;
end

end
```

- Test case have not start yet: set everything to be zero
- Otherwise, output every input, do not change anything.

### Pipeline\_CPU

• Too much codes so we do not screenshot, but we will describe how we solve jump, branch in this part. The whole circuit is like following picture.



#### • jump

The control line of **Jump** is sent by each level and the information of **PC+4**, finally they reach L5.

In WB, we check **Jump** and decide the output of <code>MUX\_2to1 MUX\_jump</code>, if the instruction need to jump (Jump = 1), we get the output <code>MEMWB\_PC\_Add4\_o</code>, if Jump = 0, which means we are not going to jump, than just send the <code>Write Date</code> we suppose to send at first.

#### branch

Add the immediate generated by *Imm\_Gen* and add it with our PC to decide our destination, send it to the MUX before PC.

In L2, we set <a href="mailto:Branch\_zero">Branch\_zero</a> = (RSdata\_o == RTdata\_o)? 1:0; and combine it with <a href="mailto:Branch">Branch</a> comes from Decoder to decide whether we're going to jump or not.

If yes, the control line PCSrC will be 1 and send to MUX before PC, MUX will choose **PC+Imm** we just sent.

### Part2. Implementation results

```
_____
Testcase 1 pass
********** CASE 2 **********
Testcase 2 pass
*********** CASE 3 **********
Testcase 3 pass
************ CASE 4 ************
Testcase 4 pass
************ CASE 5 ************
Testcase 5 pass
************ CASE 6 ***********
Testcase 6 pass
************ CASE 7 ************
Testcase 7 pass
********* CASE 8 **********
Testcase 8 pass
************ CASE 9 ***********
Testcase 9 pass
********* CASE 10 ***********
Testcase 10 pass
***** ****** CASE 11 ************
Testcase 11 pass
********** CASE 12 ***********
Testcase 12 pass
*************** CASE 13 *************
Testcase 13 pass
______
Basic Score:30
Medium Score:40
Advanced Score:30
Total Score:100
```

## Part3. Problems encountered and solutions

- 1. In lab4, the MUX controlled by MemReg has opposite order of 0 and 1 in lab5. So at first, our output of ALU can't be passed to Register successfully, the output always be 0. The reason is that we didn't modify the code when pasting from our previous lab, the problem was solved since we check the code again and again.
- 2. We met the problem about PC at testcase 11, our PC is 8 more than what it should be. We thought this problem came from the module *Shift\_Left\_1* we wrote by ourselves, but it seemed really well. At the end, we found out that in *Imm\_Gen*, we already shift the immediate for branch instruction, so the immediate was shifted for 2 bits, we modified *Imm\_Gen* and solved this problem.
- 3. For jump instruction, we tried to do it in L2 at first, but it couldn't send the address to writeRegister in Register, so we move it to L5.