# COL215\_2018 Minor 2

### **SAKSHAM DHULL**

#### **TOTAL POINTS**

# 9.5 / 10

#### **QUESTION 1**

## 1 Question 12/2

- + 0.5 pts Correct Expression
- + 1 pts Correct Expression with correct constant inputs
  - + 1.5 pts Schematic with out Correct Constants
- √ + 2 pts Schematic with Correct Constants
  - + 0 pts Incorrect

#### **QUESTION 2**

#### 2 Question 2 3.5 / 4

- + 2 pts Controller & DataPath combined
- + **1.5 pts** Partially Correct [one of controller or datapath or merged]
  - + 4 pts Both controller and DataPath fully correct
  - + 1 pts Controller Partially Correct
  - + 1 pts Datapath Partially Correct
  - + 1.5 pts Controller Minor Errors
  - + 1.5 pts DataPath Minor Errors

#### √ + 3.5 pts Minor errors in overall Solution

- + 2 pts One of Controller or datapath correctly implemented
- + 1 pts Partially Correct [Combined Controller & datapath]
  - + 0.5 pts DataPath Entity
  - + 0.5 pts No credit can be awarded
  - + 0 pts Click here to replace this description.

#### QUESTION 3

#### 3 Question 3 2/2

- √ + 0.25 pts Left Circuit: a=0 b=0
- √ + 0.25 pts Left Circuit: a=1 b=1
- √ + 0.25 pts Left Circuit: a=0 b=1
- √ + 0.25 pts Left Circuit: a=1 b=0
- √ + 0.25 pts Right Circuit: a=0 b=0

- √ + 0.25 pts Right Circuit: a=1 b=1
- √ + 0.25 pts Right Circuit: a=0 b=1
- √ + 0.25 pts Right Circuit: a=1 b=0
  - + 0 pts Incorrect
  - **0.2 pts** Lacking Proper Explanation
  - + 0 pts Unattempted


#### **QUESTION 4**

#### 4 Question 4 2 / 2

- √ + 2 pts Correct
  - + 1 pts Part (b) is wrong,
  - + 1.5 pts Part (b) can be reduced
  - + 0 pts incorrect
  - + 1 pts Part (a) is wrong
  - + 0.5 pts Part (b) is correct but the reason is wrong
  - + **0.5 pts** Part (b) reason is correct.
  - + **O pts** Not scanned properly.
  - + 1.5 pts Part (b) reason correct

# 6.10.2018 CSL215 Digital Logic and System Design: Minor Test 2 Max Marks: 10

1. A combinational circuit is to be designed for <u>directly comparing</u> (without use of an adder or a subtractor) two 32-bit unsigned integers. The circuit is to be structured as an array of 32 identical blocks as shown. Design the block and draw its schematic diagram. Also specify the values of the constant inputs.



li, giei, s input in it block.

[2]

et ->


$$gi \equiv (a_{i-1}-a > b_{i-1}-a).$$


$$ei = (a_{i-1} - 0 = b_{i-1} - -0)$$

taking est initial e\_1=1 & g\_= l\_1=0

for each bon i we have.

$$g_{i+1} = (g_i) \cdot (\alpha_i + \overline{b_i}) + \alpha_i \overline{b_i}$$







done <= 0

start

6.10.2018

CSL215 Digital Logic and System Design: Minor Test 2

Max Marks: 10

2. What does the ASM chart shown here do?

The inputs are - start (1 bit), Ain (16 bits) and Bin (16 bits). Outputs are - done (1 bit), lower 16 bits of R and Q (16 bits). R and D are 32 bit vectors. There are 2 constants - z15 and z16 which denote vectors of 15 and 16 zeroes, respectively.

Write an equivalent VHDL description, keeping datapath and controller as two separate entities.

The given asm performes the division algorithm.

 $R \le z16 \& Ain \\ D \le '0' \& Bin \& z15 \\ i \le 15, Q \le z16$   $D \le '0' \& D (31:1)$   $Q \le Q (14:0) \& '1'$   $Q \le Q (14:0) \& '0'$  Q = Q (14:0) & '0' Q = Q (14:0) & '0'

PORT ( start in bit-vector (15 down to 0)

Pin: in bit-vector (15 down to 0)

Pin: out bit; out Race in bit

do, R: Out bit vector (15 down to 0)

Architecture of Datapath of Data\_en in Ginal D: bit\_vector(22 downto 0);
Signal tR: bit\_vector (22 down to 0);
Ginal tR: bit\_vector (15 downto 0);
B signal i: intr

Begin

Process (Clock), then if rising-edge (clock) then  $tR \in 2161$  A in endif; if (ldD=1) then  $tR \in 2161$  A in endif; if (ldD=1) then  $D \in bl$  B in l = 215 endif; if (ldD=1) then  $i \in 15$ , endif; if (ldD=1) then  $D \in 10^{i}$  then  $D \in 10^{$ 

process; of archite cotene Batapath;

entity control is Port (p) in 1 bit 2 / (in bit 200, ldi, and, super, snifter Do, snifter dec Rhodec Ri Out bijt ) Aschitector Cont Type startype (so/14) gnal state state state type dif nising-edge (Clock then Cade state 15th deck dedice 0 Process (chock) when si shift 0 = 1/1 decRE/1, shift Op = 1 ifCb=1) then state \$0, done | putage when so ? if istart = 11 / then ldr, E1, Rdi E1, RdD = 1, Rd &= 1 state \$ and it

scapool on next page 3P.T.O. >


```
entity control is
 PORT
     be babit b, 2, stort: in bit; Clock: in bit; resil: in bit;
ldR, ldD, ldi, ldD, shift Oo, shift O, shift D, dec R, dec i, done, outro =:
                                                                     out bit )
 end control.
Architecture Cont of Control
TYPE state-type (So; Si);
 Signal state: state-type;
Begin
Process (clock)
if I vising edge (lock) then
    ldR € 0, ld D € 0, ld i € 0, ld 0 € 0, shift Q o € 0, shift Q € 0, shift p € 0, der € 0, deci € 0,
     done ≠0, aut Rq ≠0;
      Case state is
           when Si:
               if (2=1) then decker, are shifted =1; else shift oot | end if
              if (p=1) then state ←So, done €1, out Re €1 else deci€1 endif
               if (start=1) then LaR €1, ldD€1, ld B€1, ldi€1, state € S, End if;
           when Sol
      end case;
                    if (reset=1) then State ≠ 30, done ≠0 end if;
       ad B
      man of ment
           end if.
         end process;
       and Aschitecture Cont.
```

6.10.2018

CSL215 Digital Logic and System Design: Minor Test 2

Max Marks: 10

3. Each of the two circuits shown here has two inputs a, b and an output y. What do these circuits



. •  6.10.2018

CSL215 Digital Logic and System Design: Minor Test 2

Max Marks: 10

4. Consider a PLA with 3 inputs, 3 outputs and 4 product terms as a configurable module to implement 3-input, 3-output combinational circuits. (a) Give an example of a 3-input, 3-output combinational circuit that can be implemented using this PLA. (b) Give an example of a 3-input, 3-output combinational circuit that cannot be implemented using this PLA. These examples should be in the form of Boolean expressions.

[2]

 $(0) \quad x = a' + b$  y = b'c z = abc'

of a, b, c - inputs of

four different product terms)

thus could be formed earily

(b) n = a'bC y = ab'c + a'b'c'z = ab'c' + a' I it requires 5 diff product ] terms hence not possible ]. aitbi .

.

•

i