

## 带有国际电工委员会 (IEC) 静电放电 (ESD) 保护的 3.3V 电源 RS-485

查询样品: SN65HVD72, SN65HVD75, SN65HVD78

#### 特性

- 小尺寸微型小外形尺寸封装 (MSOP) 节省了电路板 上的空间,或者采用可实现简易兼容性的小外形尺 寸集成电路 (SOIC) 封装
- 总线 I/O 保护
  - > ±15kV 的人体模型 (HBM) 保护
  - > ±12kV IEC61000-4-2 接触放电
- 扩展的工业温度范围 -40°C 至 125°C
- 用于噪声抑制的较大接收器滞后 (80mV)
- 低单位负载可实现超过 200 个节点的连接
- 低功耗
  - 低待机电源电流: < 2μA
  - 运行期间 Icc 静态电流 < 1mA
- 与 3.3V 或者 5V 控制器兼容的 5V 耐压逻辑输入
- 针对以下信号传输速率进行了优化:
   250kbps, 20Mbps, 50Mbps

#### 应用范围

- 工厂自动化
- 电信基础设施
- 运动控制

#### 说明


这些器件在小型封装内具有针对要求严格的工业应用的 稳健耐用的 3.3V 驱动器和接收器。 这些总线引脚可耐受 ESD 事件,具有对于人体模型和 IEC 接触放电规范的高级别保护。

这些器件的每一个都组装有一个差分驱动器和一个差分接收器,这两个器件由一个 3.3V 单电源供电运行。 驱动器差分输出和接收器差分输入被内部连接以形成一个适用于半双工(两线制总线)通信的总线端口。 这些器件都特有一个宽共模电压范围,这使得此器件适合长线缆运行上的多点应用。 这些器件额定运行温度范围为 -40°C 至 125°C。


表	4	立	口	选	ΠV;	7ŧ	匕;	ŧ.
1X	Ι.	, 1	70	ᇨ	火	<b>11</b>	Βŀ	判

产品型号	信令速率	线缆长度	双工	使能	封装	节点
SN65HVD72	高达 250kbps	长达 2000m	半双工	DE, RE	MSOP-8 SOIC-8 SON-8	256
SN65HVD75	高达 20Mbps	长达 100m	半双工	DE, RE	MSOP-8 SOIC-8 SON-8	256
SN65HVD78	高达 50Mbps	长达 <b>50m</b>	半双工	DE, RE	MSOP-8 SOIC-8 SON-8	96

### SN65HVD72, 75, 78



Logic Diagram (Positive Logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **Table 2. DRIVER FUNCTION TABLE**

INPUT	ENABLE	OUT	PUTS	
D	DE	Α	В	
Н	Н	Н	L	Actively drive bus High
L	Н	L	Н	Actively drive bus Low
X	L	Z	Z	Driver disabled
X	OPEN	Z	Z	Driver disabled by default
OPEN	Н	Н	L	Actively drive bus High by default

#### **Table 3. RECEIVER FUNCTION TABLE**

DIFFERENTIAL INPUT	ENABLE	OUTPUT	
$V_{ID} = V_A - V_B$	RE	R	
V <sub>IT+</sub> < V <sub>ID</sub>	L	Н	Receive valid bus High
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
$V_{ID} < V_{IT-}$	L	L	Receive valid bus Low
X	Н	Z	Receiver disabled
X	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	Н	Fail-safe high output
Short-circuit bus	L	Н	fail-safe high output
Idle (terminated) bus	L	Н	fail-safe high output



#### **ABSOLUTE MAXIMUM RATINGS**(1)

	VAI	LUE	LINUT
	MIN	MAX	UNIT
Supply Voltage, V <sub>CC</sub>	-0.5	5.5	V
Voltage range at A or B Inputs	-13	16.5	V
Input voltage range at any logic pin	-0.3	5.7	V
Voltage input range, transient pulse, A and B, through 100Ω	-100	100	V
Receiver Output Current	-24	24	mA
Junction Temperature, T <sub>J</sub>		170	°C
Storage Temperature,	-65	150	°C
Continuous total power dissipation	See the T	hermal Characteri	stics table
IEC 61000-4-2 ESD (Air-Gap Discharge), bus terminals and GND (2)		±12	kV
IEC 61000-4-2 ESD (Contact Discharge), bus terminals and GND		±12	kV
IEC 61000-4-4 EFT (Fast transient or burst) bus terminals and GND		±4	kV
IEC 60749-26 ESD (Human Body Model), bus terminals and GND		±15	kV
JEDEC Standard 22, Test Method A114 (Human Body Model), all pins		±8	kV
JEDEC Standard 22, Test Method C101 (Charged Device Model), all pins		±1.5	kV
JEDEC Standard 22, Test Method A115 (Machine Model), all pins		±300	V

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage		3	3.3	3.6	V
V <sub>I</sub>	Input voltage at	any bus terminal (separately or common mode) (1)	-7		12	V
$V_{IH}$	High-level input	voltage (Driver, driver enable, and receiver enable inputs)	2		$V_{CC}$	V
$V_{IL}$	Low-level input v	voltage (Driver, driver enable, and receiver enable inputs)	0		0.8	V
$V_{\text{ID}}$	Differential input	voltage	-12		12	V
Io	Output current, I	Driver	-60		60	mA
Io	Output current, I	Receiver	-8		8	mA
$R_L$	Differential load	resistance	54	60		Ω
$C_L$	Differential load	capacitance		50		рF
		HVD72			250	kbps
	Signaling rate	HVD75			20	Mbps
1/t <sub>UI</sub>		HVD78			50	Mbps
T <sub>A</sub> <sup>(2)</sup>	Operating free-a	ir temperature (See the application section for thermal information)	-40		125	°C
TJ	Junction Tempe	rature	-40		150	°C

<sup>(1)</sup> The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

<sup>(2)</sup> By inference from contact discharge results, see the Application Information section

<sup>(2)</sup> Operation is specified for internal (junction) temperatures up to 150°C. Self-heating due to internal power dissipation should be considered for each application. Maximum junction temperature is internally limited by the thermal shut-down (TSD) circuit which disables the driver outputs when the junction temperature reaches 170°C.



#### **ELECTRICAL CHARACTERISTICS**

over recommended operating range (unless otherwise specified)

	PARAMETER	TEST C	ONDITIONS		MIN	TYP	MAX	UNIT
		$R_L$ = 60 Ω, 375 Ω on ea -7 V to 12 V	ach output to	See Figure 1	1.5	2		V
V <sub>OD</sub>	Driver differential output voltage magnitude	$R_L = 54 \Omega (RS-485)$			1.5	2	50 3 50 -20 See <sup>(1)</sup>	V
	magnitude	$R_L = 100 \Omega (RS-422) T_0$ $V_{CC} \ge 3.2 V$	J ≥ 0°C,		2	2.5		V
$\Delta  V_{OD} $	Change in magnitude of driver differential output voltage	$R_L = 54 \Omega, C_L = 50 pF$		See	-50	0	50	mV
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage			Figure 2	1	V <sub>CC</sub> /2	3	V
ΔV <sub>OC</sub>	Change in differential driver output common-mode voltage	Center of two 27-Ω load	d resistors		-50	0	50	mV
V <sub>OC(PP)</sub>	Peak-to-peak driver common-mode output voltage					200		mV
C <sub>OD</sub>	Differential output capacitance					15		pF
V <sub>IT+</sub>	Positive-going receiver differential input voltage threshold				See (1)	-70	-20	mV
V <sub>IT</sub>	Negative-going receiver differential input voltage threshold		-200	-150	See (1)	mV		
V <sub>HYS</sub>	Receiver differential input voltage threshold hysteresis (V <sub>IT+</sub> – V <sub>IT-</sub> )							mV
V <sub>OH</sub>	Receiver high-level output voltage	$I_{OH} = -8 \text{ mA}$			2.4	V <sub>CC</sub> -0.3		V
V <sub>OL</sub>	Receiver low-level output voltage	I <sub>OL</sub> = 8 mA				0.2	0.4	V
I <sub>I</sub>	Driver input, driver enable, and receiver enable input current				-2		2	μA
I <sub>OZ</sub>	Receiver output high-impedance current	$V_O = 0 \text{ V or } V_{CC}, \overline{RE} \text{ at}$	V <sub>CC</sub>		-1		1	μΑ
Ios	Driver short-circuit output current				-160		160	mA
			U\/D72 75	V <sub>I</sub> = 12 V		75	150	μΑ
	Due input current (dischlad driver)	$V_{CC} = 3 \text{ to } 3.6 \text{ V or }$	HVD72, 75	$V_I = -7 V$	-100	-40	50 3 50 -20 See (1) 160 150 333 950 500 800	μΑ
I <sub>I</sub>	Bus input current (disabled driver)	$V_{CC} = 0 \text{ V}, DE \text{ at } 0 \text{ V}$	HVD78	V <sub>I</sub> = 12 V		240		μΑ
			חעטוס	$V_I = -7 V$	-267	-180		μΑ
		Driver and Receiver enabled	DE=V <sub>CC</sub> , R load	E=GND, No		750	950	μA
	Comply assessed (suitage and)	Driver enabled, receiver disabled DE=V <sub>CC</sub> , RE=V <sub>CC</sub> , No 300 500	500	μΑ				
I <sub>CC</sub>	Supply current (quiescent)	Driver disabled, receiver enabled	DE=GND, F	RE=GND, No		600	800	μA
		Driver and receiver disabled	DE=GND, I RE=V <sub>CC</sub> , N	•		0.1	2	μA
	Supply current (dynamic)	See the TYPICAL CHA	RACTERISTI	CS section				

<sup>(1)</sup> Under any specific conditions,  $V_{\text{IT+}}$  is assured to be at least  $V_{\text{HYS}}$  higher than  $V_{\text{IT-}}$ .

SN65HVD72



#### **SWITCHING CHARACTERISTICS**

250 kbps device (HVD72) bit time ≥ 4 µs (over recommended operating conditions)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
DRIVER							
t <sub>r</sub> , t <sub>f</sub>	Driver differential output rise/fall time			0.3	0.7	1.2	μs
t <sub>PHL</sub> , t <sub>PLH</sub>	Driver propagation delay	$R_L = 54 \Omega, C_L = 50 pF$	See Figure 3		0.7	1	μs
t <sub>SK(P)</sub>	Driver pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub>		See Figure 4 and			0.2	μs
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Driver disable time		See Figure 4 and		0.1	0.4	μs
	Driver enable time	Receiver enabled	See Figure 4 and Figure 5			1	μs
$t_{PZH}, t_{PZL}$	Driver enable time	Receiver disabled	Tigure 0		3	9	μs
RECEIVER							
t <sub>r</sub> , t <sub>f</sub>	Receiver output rise/fall time				12	30	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Receiver propagation delay time	C <sub>L</sub> = 15 pF	See Figure 6		75	100	ns
t <sub>SK(P)</sub>	Receiver pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub>				3	15	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Receiver disable time				40	100	ns
t <sub>PZL(1)</sub> , t <sub>PZH(1)</sub>	Danaition analyla time	Driver enabled	See Figure 7		20	50	ns
$t_{PZL(2)}, t_{PZH(2)}$	Receiver enable time	Driver disabled	See Figure 8		3	8	μs

#### **SWITCHING CHARACTERISTICS**

20 Mbps device (HVD75) bit time ≥ 50 ns (over recommended operating conditions)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
DRIVER						•	
t <sub>r</sub> , t <sub>f</sub>	Driver differential output rise/fall time			2	7	14	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Driver propagation delay	$R_L = 54 \Omega, C_L = 50 pF$	See Figure 3	7	11	17	ns
t <sub>SK(P)</sub>	Driver pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub>		Figure 5		0	2	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Driver disable time		See Figure 4 and		12	50	ns
	Driver enable time	Receiver enabled			10	20	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Driver enable time	Receiver disabled	Tigulo 0		3	7	μs
RECEIVER						·	
$t_r$ , $t_f$	Receiver output rise/fall time				5	10	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Receiver propagation delay time	CL = 15 pF	See Figure 6		60	70	ns
t <sub>SK(P)</sub>	Receiver pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub>				0	6	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Receiver disable time				15	30	ns
$t_{pZL(1)}, t_{PZH(1)}$	Receiver enable time	Driver enabled	See Figure 7		10	50	ns
$t_{PZL(2)}, t_{PZH(2)}$	Receiver enable time	Driver disabled	See Figure 8		3	8	μs



#### SWITCHING CHARACTERISTICS

**50 Mbps device (HVD78) bit time ≥ 20 ns** (over recommended operating conditions)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
DRIVER						·	
t <sub>r</sub> , t <sub>f</sub>	Driver differential output rise/fall time			1	3	6	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Driver propagation delay	$R_L = 54 \Omega, C_L = 50 pF$	See Figure 3		9	15	ns
t <sub>SK(P)</sub>	Driver pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub>				0	1	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Driver disable time		See Figure 4 and		10	30	ns
	Driver enable time	Receiver enabled	See Figure 4 and Figure 5	e 4 and		30	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Driver enable time	Receiver disabled	i igaio o			8	μs
RECEIVER						•	
t <sub>r</sub> , t <sub>f</sub>	Receiver output rise/fall time			1	3	6	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Receiver propagation delay time	CL = 15 pF	See Figure 6			35	ns
t <sub>SK(P)</sub>	Receiver pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub>					2.5	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Receiver disable time				8	30	ns
t <sub>pZL(1)</sub> , t <sub>PZH(1)</sub>	Descriver anable time	Driver enabled	See Figure 7		10	30	ns
$t_{PZL(2)}, t_{PZH(2)}$	Receiver enable time	Driver disabled	See Figure 8		3	8	μs

#### PARAMETER MEASUREMENT INFORMATION

Input generator rate is 100 kbps, 50% duty cycle, rise and fall times less than 6 nsec, output impedance 50  $\Omega$ .




Figure 1. Measurement of Driver Differential Output Voltage with Common-Mode Load




Figure 2. Measurement of Driver Differential and Common-Mode output with RS-485 Load



#### PARAMETER MEASUREMENT INFORMATION (continued)






Figure 3. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays



D at 3 V to test non-inverting output, D at 0 V to test inverting output.

Figure 4. Measurement of Driver Enable and Disable Times with Active High Output and Pull-Down Load



D at 0V to test non-inverting output, D at 3V to test inverting output.

Figure 5. Measurement of Driver Enable and Disable Times with Active Low Output and Pull-Up Load




Figure 6. Measurement of Receiver Output Rise and Fall Times and Propagation Delays



### **PARAMETER MEASUREMENT INFORMATION (continued)**




Figure 7. Measurement of Receiver Enable/Disable Times with Driver Enabled



#### PARAMETER MEASUREMENT INFORMATION (continued)






Figure 8. Measurement of Receiver Enable Times with Driver Disabled


#### TYPICAL CHARACTERISTICS








# TEXAS INSTRUMENTS

### **TYPICAL CHARACTERISTICS (continued)**














### **TYPICAL CHARACTERISTICS (continued)**









#### **DEVICE INFORMATION**

#### **Table 4. Thermal Information**

	PARAMETER	D SOIC-8	DGK MSOP-8	DRB SON-8	Units
$\Theta_{JA}$	Junction-to-Ambient Thermal Resistance	110.7	168.7	40.0	°C/W
$\Theta_{JB}$	Junction-to-Board Thermal Resistance	51.3	89.5	15.5	
Θ <sub>JC(top)</sub>	Junction-to-Case(top) Thermal Resistance	54.7	62.2	49.6	
Θ <sub>JC(top)</sub>	Junction-to-Case(top) Thermal Resistance	n/a	n/a	3.9	
$\Psi_{JT}$	Junction-to-Top thermal parameter	9.2	7.4	0.6	
$\Psi_{JB}$	Junction-to-Board thermal parameter	50.7	87.9	15.7	
T <sub>TSD</sub>	Thermal Shut-down junction temperature		170		°C

#### **Table 5. Power Dissipation**

	PARAMETER		TEST CONDITI	ONS	VALUE	UNITS
			_	HVD72	120	
	Power Dissipation Unterminated $C_1 = 50 \text{ pF} \text{ (driver)}$	$R_L = 300 \Omega$ , $C_L = 50 \text{ pF (driver)}$	HVD75	160	mW	
	driver and receiver enabled,	receiver enabled, V, $T_J = 150$ °C	HVD78	200		
	$V_{CC} = 3.6 \text{ V}, T_J = 150^{\circ}\text{C}$ 50% duty cycle square-wave signal at	:		HVD72	155	mW
PD	signaling rate:	RS-422 load	$R_L = 100 \Omega$ , $C_L = 50 pF (driver)$	HVD75	195	
	<ul> <li>HVD72 at 250 kbps</li> </ul>		OL = 30 pr (driver)	HVD78	230	
	<ul><li>HVD75 at 20 Mbps</li><li>HVD78 at 50 Mbps</li></ul>		HVD72 19	190		
		RS-485 load	$R_L = 54 \Omega$ , $C_L = 50 \text{ pF (driver)}$ ,	HVD75	230	mW
			or and by (diver),	HVD78	260	



#### Receiver Failsafe

The differential receiver is "failsafe" to invalid bus states caused by:

- · open bus conditions such as a disconnected connector
- shorted bus conditions such as cable damage shorting the twisted-pair together, or
- idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver will output a failsafe logic High state so that the output of the receiver is not indeterminate.

Receiver failsafe is accomplished by offsetting the receiver thresholds so that the "input indeterminate" range does not include zero volts differential. In order to comply with the RS-422 and RS-485 standards, the receiver output must output a High when the differential input  $V_{ID}$  is more positive than +200 mV, and must output a Low when the  $V_{ID}$  is more negative than -200 mV. The receiver parameters which determine the failsafe performance are  $V_{IT+}$  and  $V_{IT-}$  and  $V_{HYS-}$ . As seen in the Electrical Characteristics table, differential signals more negative than -200 mV will always cause a Low receiver output. Similarly, differential signals more positive than +200 mV will always cause a High receiver output.

When the differential input signal is close to zero, it will still be above the  $V_{IT+}$  threshold, and the receiver output will be High. Only when the differential input is more negative than  $V_{IT-}$  will the receiver output transition to a Low state. So the noise immunity of the receiver inputs during a bus fault condition includes the receiver hysteresis value  $V_{HYS}$  (the separation between  $V_{IT+}$  and  $V_{IT-}$ ) as well as the value of  $V_{IT+}$ .

Signals which transition from positive to negative (or from negative to positive) will transition only once, ensuring no spurious bits.

#### **Low-Power Standby Mode**

When both the driver and receiver are disabled (DE transitions to a low state and RE transitions to a high state) the device enters standby mode. If the enable inputs are in this state for a brief time (that is, less than 100 ns), the device does not enter standby mode. This prevents inadvertently entering standby mode during driver/receiver enabling. Only when the enable inputs are held in this state a sufficient duration (that is, for 300 ns or more), the device is assured to be in standby mode. In this low-power standby mode, most internal circuitry is powered down, and the steady-state supply current is typically about 100 nA. When either the driver or the receiver is re-enabled, the internal circuitry becomes active.



#### **APPLICATION INFORMATION**

#### **Device Configuration**

The SN65HVD72, 'HVD75 and 'HVD78 are half-duplex RS-485 transceivers operating from a single 3.3V ±10% supply. The driver and receiver enable pins allow for the configuration of different operating modes.




Figure 18. Transceiver Configurations

Using independent enable lines provides the most flexible control as it allows for the driver and the receiver to be turned on and off individually. While this configuration requires two control lines, it allows for selective listening to the bus traffic, whether the driver is transmitting data or not.

Combining the enable signals simplifies the interface to the controller by forming a single direction-control signal. Thus, when the direction-control line is high, the transceiver is configured as a driver, while for a low the device operates as a receiver.

Tying the receiver-enable to ground and controlling only the driver-enable input, also uses one control line only. In this configuration a node not only receives the data from the bus but also the data it sends and thus can verify that the correct data have been transmitted.

#### Bus - Design

An RS-485 bus consists of multiple transceivers connected in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor, RT, whose value matches the characteristic impedance, Z0, of the cable. This method, known as parallel termination, allows for relatively high data rates over long cable length.




Figure 19. Typical RS-485 network with SN65HVD7x Transceivers

Common cables used are unshielded twisted pair (UTP), such as low-cost CAT-5 cable with Z0 = 100  $\Omega$ , and RS-485 cable with Z0 = 120  $\Omega$ . Typical cable sizes are AWG 22 and AWG 24.



The maximum bus length is typically given as 4000 ft or 1200 m, and represents the length of an AWG 24 cable whose cable resistance approaches the value of the termination resistance, thus reducing the bus signal by half or 6 dB. Actual maximum usable cable length depends on the signaling rate, cable characteristics, and environmental conditions.

#### **Noise Immunity**

The input sensitivity of a standard RS-485 transceiver is  $\pm$  200 mV. When the differential input voltage,  $V_{ID}$ , is greater than + 200 mV, the receiver output turns high, for  $V_{ID}$  < -200 mV the receiver outputs low.




Figure 20. SN65HVD7x Noise Immunity

The SN65HVD7x transceiver family implements high receiver noise-immunity by providing a maximum positive-going input threshold of - 20 mV and a minimum hysteresis of 50 mV. In the case of a noisy input condition therefore, a differential noise voltage of up to 140 mVPP can be present without causing the receiver output to change states from high to low. This increased noise immunity eliminates the need for idle-bus failsafe bias resistors and allows for long haul data transmissions in noisy environments.

#### **Transient Protection**

The bus terminals of the SN65HVD7x transceiver family possess on-chip ESD protection against  $\pm 15$  kV human body model (HBM) and  $\pm 12$  kV IEC61000-4-2 contact discharge. The IEC-ESD test is far more severe than the HBM-ESD test. The 50 % higher charge capacitance, CS, and 78 % lower discharge resistance, R<sub>D</sub> of the IEC-model produce significantly higher discharge currents than the HBM-model.

As stated in the IEC 61000-4-2 standard, contact discharge is the preferred test method; although IEC air-gap testing is less repeatable than contact testing, air discharge protection levels are inferred from the contact discharge test results.




Figure 21. HBM and IEC-ESD Models and Currents in Comparison (HBM Values in Parenthesis)

The implementation of IEC-ESD protection on-chip increases the robustness of equipment significantly, which most likely experience discharge events due to human contact with connectors and cables. Designers may also want to implement protection against much longer duration transients, typically referred to as surge transients. Therefore, Figure 22 suggests two circuit designs that provide protection against light and heavy surge transients, in addition to ESD and EFT transients. Table 6 presents the associated bill of material.

Tabl	ام <u>د</u>	Rill	of I	Mate	erials
Iau	IE O.	DIII	OI I	ıvıatı	zi iais

Device	Function	Order Number	Manufacturer
XCVR	3.3V, 250kbps RS-485 Transceiver	SN65HVD72D	TI
R1, R2	10Ω, Pulse-Proof Thick-Film Resistor	CRCW060310RJNEAHP	Vishay
TVS	Bidirectional 400W Transient Suppressor	CDSOT23-SM712	Bourns
TBU1, TBU2	Bidirectional.	TBU-CA-065-200-WH	Bourns
MOV1, MOV2	200mA Transient Blocking Unit 200V, Metal- Oxide Varistor	MOV-10D201K	Bourns




Figure 22. Transient Protections Against ESD, EFT, and Surge Transients

The left circuit provides surge protection of  $\geq$  500 V transients, while the right protection circuits can withstand surge transients of 5 kV.

#### **Design and Layout Considerations For Transient Protection**

Because ESD and EFT transients have a wide frequency bandwidth from approximately 3 MHz to 3 GHz, high-frequency layout techniques must be applied during PCB design.

In order for your PCB design to be successful start with the design of the protection circuit in mind.

- 1. Place the protection circuitry close to the bus connector to prevent noise transients from penetrating your board.
- 2. Use Vcc and ground planes to provide low-inductance. Note that high-frequency currents follow the path of least inductance and not the path of least impedance.
- 3. Design the protection components into the direction of the signal path. Do not force the transients currents to divert from the signal path to reach the protection device.
- 4. Apply 100 nF to 220 nF bypass capacitors as close as possible to the Vcc-pins of transceiver, UART, controller ICs on the board.
- 5. Use at least two vias for Vcc and ground connections of bypass capacitors and protection devices to minimize effective via-inductance.
- 6. Use 1k to 10k pull-up/down resistors for enable lines to limit noise currents in theses lines during transient events.
- 7. Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus terminals. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
- 8. While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to some 200 mA.



#### **Isolated Bus Node Design**

Many RS-485 networks use isolated bus nodes to prevent the creation of unintended ground loops and their disruptive impact on signal integrity. An isolated bus node typically includes a micro controller that connects to the bus transceiver via a multi-channel, digital isolator (Figure 23).




Figure 23. Isolated Bus Node With Transient Protection

Power isolation is accomplished using the push-pull transformer driver SN6501 and a low-cost LDO, TLV70733.

Signal isolation uses the quadruple digital isolator ISO7241. Notice that both enable inputs, EN1 and EN2, are pulled-up via 4.7k resistors to limit their input currents during transient events.

While the transient protection is similar to the one in Figure 22(left circuit), an additional high-voltage capacitor is used to divert transient energy from the floating RS-485 common further towards Protective Earth (PE) ground. This is necessary as noise transients on the bus are usually referred to Earth potential.

R<sub>VH</sub> refers to a high-voltage resistor, and in some applications even a varistor. This resistance is applied to prevent charging of the floating ground to dangerous potentials during normal operation.

Occasionally varistors are used instead of resistors in order to rapidly discharge  $C_{HV}$ , if it is expected that fast transients might charge  $C_{HV}$  to high-potentials.

Note that the PE island represents a copper island on the PCB for the provision of a short, thick Earth wire connecting this island to PE ground at the entrance of the power supply unit (PSU).

In equipment designs using a chassis, the PE connection is usually provided through the chassis itself. Typically the PE conductor is tied to the chassis at one end while the high-voltage components,  $C_{HV}$  and  $R_{HV}$ , are connecting to the chassis at the other end.



#### **REVISION HISTORY**

<ul> <li>Changed the Switching Characteristics condition statement From: 15 kbps devices (HVD73, 74, 75) bit time &gt; 6 To: 20 Mbps devices (HVD73, 74, 75) bit time &gt; 50 ns</li> <li>Changed the Switching Characteristics condition statement From: 50 kbps devices (HVD76, 77, 78) bit time &gt; 2 To: 50 Mbps devices (HVD76, 77, 78) bit time &gt; 20 ns</li> <li>Added Figure 12 to TYPICAL CHARACTERISTICS.</li> <li>Added Figure 13 to TYPICAL CHARACTERISTICS.</li> <li>Added Figure 14 to TYPICAL CHARACTERISTICS.</li> <li>Added Figure 15 to TYPICAL CHARACTERISTICS.</li> <li>Added Figure 16 to TYPICAL CHARACTERISTICS.</li> <li>Added Figure 17 to TYPICAL CHARACTERISTICS.</li> <li>Added VALUEs to the Thermal Characteristics table in the DEVICE INFORMATION section.</li> <li>Added APPLICATION INFORMATION section to data sheet.</li> </ul>	Page
To: 50 Mbps devices (HVD76, 77, 78) bit time > 20 ns  Added Figure 12 to TYPICAL CHARACTERISTICS.  Added Figure 13 to TYPICAL CHARACTERISTICS.  Added Figure 14 to TYPICAL CHARACTERISTICS.  Added Figure 15 to TYPICAL CHARACTERISTICS.  Added Figure 16 to TYPICAL CHARACTERISTICS.  Added Figure 17 to TYPICAL CHARACTERISTICS.  Added Figure 17 to TYPICAL CHARACTERISTICS.  Added VALUEs to the Thermal Characteristics table in the DEVICE INFORMATION section.  Added APPLICATION INFORMATION section to data sheet.	
<ul> <li>Added Figure 12 to TYPICAL CHARACTERISTICS.</li> <li>Added Figure 13 to TYPICAL CHARACTERISTICS.</li> <li>Added Figure 14 to TYPICAL CHARACTERISTICS.</li> <li>Added Figure 15 to TYPICAL CHARACTERISTICS.</li> <li>Added Figure 16 to TYPICAL CHARACTERISTICS.</li> <li>Added Figure 17 to TYPICAL CHARACTERISTICS.</li> <li>Added VALUEs to the Thermal Characteristics table in the DEVICE INFORMATION section.</li> <li>Added APPLICATION INFORMATION section to data sheet.</li> </ul>	0 ns 6
<ul> <li>Added Figure 13 to TYPICAL CHARACTERISTICS.</li> <li>Added Figure 14 to TYPICAL CHARACTERISTICS.</li> <li>Added Figure 15 to TYPICAL CHARACTERISTICS.</li> <li>Added Figure 16 to TYPICAL CHARACTERISTICS.</li> <li>Added Figure 17 to TYPICAL CHARACTERISTICS.</li> <li>Added VALUEs to the Thermal Characteristics table in the DEVICE INFORMATION section.</li> <li>Added APPLICATION INFORMATION section to data sheet.</li> </ul>	
<ul> <li>Added Figure 15 to TYPICAL CHARACTERISTICS.</li> <li>Added Figure 16 to TYPICAL CHARACTERISTICS.</li> <li>Added Figure 17 to TYPICAL CHARACTERISTICS.</li> <li>Added VALUEs to the Thermal Characteristics table in the DEVICE INFORMATION section.</li> <li>Added APPLICATION INFORMATION section to data sheet.</li> </ul>	
<ul> <li>Added Figure 16 to TYPICAL CHARACTERISTICS.</li> <li>Added Figure 17 to TYPICAL CHARACTERISTICS.</li> <li>Added VALUEs to the Thermal Characteristics table in the DEVICE INFORMATION section.</li> <li>Added APPLICATION INFORMATION section to data sheet.</li> </ul>	10
Added Figure 17 to TYPICAL CHARACTERISTICS.      Added VALUEs to the Thermal Characteristics table in the DEVICE INFORMATION section.      Added APPLICATION INFORMATION section to data sheet.	10
Added VALUEs to the Thermal Characteristics table in the DEVICE INFORMATION section.      Added APPLICATION INFORMATION section to data sheet.	10
Added APPLICATION INFORMATION section to data sheet.	11
	12
Changes from Revision A (May 2012) to Revision B	14
	Page
在表 1中增加了小外形尺寸无引线 (SON)-8 封装和节点列,	1
Changed the SN65HVD72, 75, 78 Logic Diagram	
Changed the Voltage range at A or B Inputs MIN value From: –8 V To: –13 V	3
Added foot note for free-air temperature to the RECOMMENDED OPERATING CONDITIONS table	
<ul> <li>Changed the Bus input current (disabled driver) TYP values for HVD78 V<sub>I</sub> = 12 V From: 150 To: 240 and V<sub>I</sub> = -         From: -120 To: -180</li> </ul>	
Added TYP values to the SWITCHING CHARACTERISTICS table	
Added TYP values to the SWITCHING CHARACTERISTICS table	6
Changed Table 4, Thermal Information	12
Changed Table 5, Thermal Characteristics	12
Added section: LOW-POWER STANDBY MODE	
Changes from Revision B (June 2012) to Revision C	Page
已删除特性:>±12kV IEC61000-4-2 空气间隙放电	1
Added the DGK package to the SN65HVD72, 75, 78 Logic Diagram	1
Added Footnote 2 to the ABSOLUTE MAXIMUM RATINGS table	3
• Changed the SWITCHING CHARACTERISTICS conditions statement From: 250 kbps devices (HVD70, 71, 72) time > 4 µs To: 250 kbps device (HVD72) bit time ≥ 4 µs	
• Changed the SWITCHING CHARACTERISTICS conditions statement From: 250 kbps devices (HVD73, 74, 75) time > 50 ns To: 250 kbps device (HVD75) bit time ≥ 50 ns	
• Changed the SWITCHING CHARACTERISTICS conditions statement From: 250 kbps devices (HVD76, 77, 78) time > 20 ns To: 250 kbps device (HVD78) bit time ≥ 20 ns	
• Added note : $R_L$ = 54 $\Omega$ to Figure 14, Figure 15, and Figure 16	10
Replaced the LOW-POWER STANDBY MODE section	
Added text to the Transient Protection section	4.5





9-Oct-2013

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
SN65HVD72D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HVD72	Samples
SN65HVD72DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	HVD72	Samples
SN65HVD72DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	HVD72	Samples
SN65HVD72DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HVD72	Samples
SN65HVD72DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HVD72	Samples
SN65HVD72DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HVD72	Samples
SN65HVD75D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HVD75	Samples
SN65HVD75DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	HVD75	Samples
SN65HVD75DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	HVD75	Samples
SN65HVD75DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HVD75	Samples
SN65HVD75DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HVD75	Samples
SN65HVD75DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HVD75	Samples
SN65HVD78D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HVD78	Samples
SN65HVD78DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	HVD78	Samples
SN65HVD78DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	HVD78	Samples
SN65HVD78DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HVD78	Samples
SN65HVD78DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HVD78	Samples



#### PACKAGE OPTION ADDENDUM

9-Oct-2013

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
SN65HVD78DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HVD78	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL. Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION

www.ti.com 9-Oct-2013

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD72DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD72DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD72DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
SN65HVD72DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
SN65HVD75DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD75DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD75DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
SN65HVD75DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
SN65HVD78DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD78DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD78DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
SN65HVD78DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 9-Oct-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD72DGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
SN65HVD72DR	SOIC	D	8	2500	367.0	367.0	35.0
SN65HVD72DRBR	SON	DRB	8	3000	367.0	367.0	35.0
SN65HVD72DRBT	SON	DRB	8	250	210.0	185.0	35.0
SN65HVD75DGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
SN65HVD75DR	SOIC	D	8	2500	367.0	367.0	35.0
SN65HVD75DRBR	SON	DRB	8	3000	367.0	367.0	35.0
SN65HVD75DRBT	SON	DRB	8	250	210.0	185.0	35.0
SN65HVD78DGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
SN65HVD78DR	SOIC	D	8	2500	367.0	367.0	35.0
SN65HVD78DRBR	SON	DRB	8	3000	367.0	367.0	35.0
SN65HVD78DRBT	SON	DRB	8	250	210.0	185.0	35.0

## DGK (S-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



## DGK (S-PDSO-G8)

### PLASTIC SMALL OUTLINE PACKAGE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DRB (S-PVSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



## DRB (S-PVSON-N8)


### PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206340-3/N 09/12

NOTE: All linear dimensions are in millimeters



## DRB (S-PVSON-N8)

## PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A

- S: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">https://www.ti.com</a>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for solder mask tolerances.



## D (R-PDSO-G8)

#### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



## D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

产品		应用
www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
www.dlp.com	能源	www.ti.com/energy
www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
www.ti.com.cn/microcontrollers		
www.ti.com.cn/rfidsys		
www.ti.com/omap		
www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com
	www.ti.com.cn/audio www.ti.com.cn/amplifiers www.ti.com.cn/dataconverters www.dlp.com www.ti.com.cn/dsp www.ti.com.cn/clockandtimers www.ti.com.cn/interface www.ti.com.cn/logic www.ti.com.cn/power www.ti.com.cn/microcontrollers www.ti.com.cn/rfidsys www.ti.com/omap	www.ti.com.cn/audio www.ti.com.cn/amplifiers www.ti.com.cn/dataconverters www.dlp.com www.ti.com.cn/dsp www.ti.com.cn/clockandtimers www.ti.com.cn/clockandtimers www.ti.com.cn/interface www.ti.com.cn/logic www.ti.com.cn/power www.ti.com.cn/microcontrollers www.ti.com.cn/rfidsys www.ti.com/omap

邮寄地址: 上海市浦东新区世纪大道 1568 号,中建大厦 32 楼 邮政编码: 200122 Copyright © 2013 德州仪器 半导体技术(上海)有限公司