

```
1  module runway (clk, reset, in, out);
2      input logic clk, reset;
3      input logic [1:0] in;
4      output logic [2:0] out;
5
6      // Define light states
7      enum { L, M, R, D} ps, ns;
8      always_comb begin
9          case (ps)
10
11              L: if ((in == 2'b00) || (in == 2'b10)) begin
12                  ns = M;
13                  out = 3'b010;
14                  end
15                  else begin // (in == 2'b01)
16                      ns = R;
17                      out = 3'b001;
18                      end
19
20              M: if (in == 2'b00) begin
21                  ns = D;
22                  out = 3'b101;
23                  end
24                  else if (in == 2'b01) begin
25                      ns = L;
26                      out = 3'b100;
27                      end
28                  else begin // (in == 2'b10)
29                      ns = R;
30                      out = 3'b001;
31                      end
32
33              R: if ((in == 2'b00) || (in == 2'b01)) begin
34                  ns = M;
35                  out = 3'b010;
36                  end
37                  else begin // (in == 2'b10)
38                      ns = L;
39                      out = 3'b100;
40                      end
41
42              D: begin
43                  ns = M;
44                  out = 3'b010;
45                  end
46
47          endcase
48      end
49
50      always_ff @(posedge clk) begin
51          if (reset)
52              ps <= M;
53          else
54              ps <= ns;
55      end
56  end
57
58  endmodule
59
60
61  module runway_testbench();
62      logic clk, reset;
63      logic [1:0] in;
64      logic [2:0] out;
65
66      runway dut (clk, reset, in, out);
67
68      // Set up the clock.
69      parameter CLOCK_PERIOD=100;
70      initial begin
71          clk <= 0;
72          forever #(CLOCK_PERIOD/2) clk <= ~clk;
73      end
```

```
74
75 // Set up the inputs to the design. Each line is a clock cycle.
76 initial begin
77     @(posedge clk);
78     reset <= 1;    @(posedge clk);
79     reset <= 0; in <= 2'b00; @(posedge clk);
80     @(posedge clk);
81     @(posedge clk);
82     @(posedge clk);
83     @(posedge clk);
84     @(posedge clk);
85     in <= 2'b01;   @(posedge clk);
86     @(posedge clk);
87     @(posedge clk);
88     @(posedge clk);
89     @(posedge clk);
90     @(posedge clk);
91     in <= 2'b10;   @(posedge clk);
92     @(posedge clk);
93     @(posedge clk);
94     @(posedge clk);
95     @(posedge clk);
96     @(posedge clk);
97     @(posedge clk);
98     $stop; // End the simulation.
99 end
100
101 endmodule
```