```
// Multi-level logic on the FPGA
     // Michael Humphrey 1/23/2018 SID:1536326
 3
     4
 5
 6
7
        input logic
8
                      [9:0]
                               SW;
9
        // Default values, turns off the HEX displays
assign HEX0 = 7'b1111111;
10
11
        assign HEX1 = 7'b11111111;
12
        13
        assign HEX3 = 7'b11111111;
14
15
        assign HEX4 = 7'b111111111;
16
        assign HEX5 = 7'b11111111;
17
18
        // U,P,C go to SW[9],SW[8],SW[7] respectively. Mark goes to SW[0].
        // Discount light goes to LEDR[1].
19
20
        logic uc;
        and a1 (uc, SW[9], SW[7]);
or o1 (LEDR[1], uc, SW[8]);
21
22
23
24
        // Stolen light goes to LEDR[0].
25
        logic notc, temp;
26
        not n1 (notc, SW[7]);
27
        nor no1 (temp, notc, SW[9]);
28
        nor no2 (LEDR[0], temp, SW[0], SW[8]);
29
30
31
     endmodule
32
33
               [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5; [9:0] LEDR; [3:0] KEY;
     module DE1_SoC_testbench();
34
35
        logic
        logic
36
        logic
37
               [9:0] SW;
        logic
38
39
        DE1_SOC dut (.HEXO, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .LEDR, .SW);
40
        // Try all combinations of inputs.
41
42
        integer i;
43
        initial begin
           Sw[0] = 1'b0;
for(i = 0; i <8; i++) begin
    Sw[9:7] = i; #10;</pre>
44
45
46
47
           end
           48
49
50
51
52
        end
53
     endmodule
```