```
// Multi-level logic on the FPGA
      // Michael Humphrey 1/30/2018 SID:1536326
 3
     4
 6
7
          input logic
 8
                         [9:0]
                                     SW;
 9
10
          // U,P,C go to SW[9],SW[8],SW[7] respectively. Mark goes to SW[0].
          // Discount light goes to LEDR[1].
11
12
          logic uc;
13
          and a1 (uc, SW[9], SW[7]);
          or o1 (LEDR[1], uc, SW[8]);
14
15
16
          // Stolen light goes to LEDR[0] .
17
          logic notc, temp;
18
          not n1 (notc, SW[7]);
19
          nor no1 (temp, notc, SW[9]);
20
          nor no2 (LEDR[0], temp, SW[0], SW[8]);
21
22
          // Create product patterns for the display
23
          always_comb begin
24
25
             case(SW[9:7])
26
27
                 3'b000: begin
                     HEX5 = \sqrt[8]{7'b1111100}; //b
28
                     HEX4 = ~7'b1111011; //e
29
                    HEX3 = ~7'b1110111; //A
30
                    HEX2 = ~7'b1010000; //r
31
                     HEX1 = ~7'b0000000; //
32
33
34
35
                     HEXO = ~7'b0000000; //
                 end
36
                 3'b001: begin
                    HEX5 = ~7'b1111100; //b

HEX4 = ~7'b0011100; //u

HEX3 = ~7'b1010100; //n

HEX2 = ~7'b1010100; //n
37
38
39
40
                    HEX1 = ~7'b1101110; //y
41
                     HEXO = ~7'b0000000; //
42
43
44
45
                 3'b011: begin
                     HEX5 = ~7'b1111100; //b
46
                    HEX4 = \sim7 b0111000; //1
47
                    HEX3 = ~7'b0011100; //u

HEX2 = ~7'b1111100; //b

HEX1 = ~7'b0000000; //

HEX0 = ~7'b0000000; //
48
49
50
51
52
                 end
53
54
                 3'b100: begin
55
                     HEX5 = \sqrt[8]{7} b11111100; //b
                    HEX4 = ~7'b1011100; //o
56
                    HEX3 = ~7'b1011100; //o
57
                     HEX2 = ~7'b1011011; //z
HEX1 = ~7'b1111011; //e
58
59
60
                     HEXO = ~7'b0000000; //
61
                 end
62
63
                 3'b101: begin
                    HEX5 = ~7'b1010000; //r

HEX4 = ~7'b0011100; //u

HEX3 = ~7'b1101111; //g

HEX2 = ~7'b0000000; //

HEX1 = ~7'b0000000; //
64
65
66
67
68
                     HEXO = ~7'b0000000; //
69
70
                 end
                 3'b110: begin
73
                     HEX5 = ~7'b0111001; //C
```

```
74
75
                        HEX4 = ~7'b1110111; //A
                        HEX3 = ~7'b1010000; //r
                        HEX2 = ~7'b1010000; //r

HEX1 = ~7'b1011100; //o

HEX0 = ~7'b1111000; //t
 76
 78
 79
                    end
 80
                    default: begin
 81
                        HEXO = 7'bX;

HEX1 = 7'bX;
 83
                        HEX2 = 7'bX;
 84
 85
                        HEX3 = 7'bX;
                        HEX4 = 7'bX;
 86
                        HEX5 = 7'bX;
 87
 88
                    end
 89
 90
                endcase
 91
            end
 92
 93
 94
        endmodule
 95
 96
        module fred_testbench();
 97
                      [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
 98
                      [9:0]
            logic
                             LEDR;
                      [3:0]
 99
            logic
                             KEY;
                     [9:0] SW;
100
            logic
101
            fred dut (.HEXO, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .LEDR, .SW);
102
103
            // Try all combinations of inputs.
104
105
            integer i;
           initial begin
   Sw[0] = 1'b0;
   for(i = 0; i <8; i++) begin
      Sw[9:7] = i; #10;</pre>
106
107
108
109
110
                SW[0] = 1'b1;
for(i = 0; i <8; i++) begin
    SW[9:7] = i; #10;</pre>
111
112
113
114
115
            end
116
        endmodule
```