	Compilation Hierarchy Node	Combinational ALUTs		Block Memory			Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
	,		Registers	Bits						
1	DE1_SoC	31 (0)	28 (0)	0	0	67	0	DE1_SoC	DE1_SoC	work
1	I	26 (26)	26 (26)	0	0	0	О	DE1_SoC	clock_divider	work
L	clock_divider:cdiv							clock_divider:cdiv		
2	runway:r	5 (5)	2 (2)	0	0	0	0	DE1_SoC	runway	work
								runway:r		