```
// Lab 5: Hazard Lights
      // Michael Humphrey 2/6/2018 SID:1536326
     module DE1_SoC (CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW); input logic CLOCK_50; // 50MHz clock.
 3
         input logic output logic
 4
5
6
7
                          [6:0]
                                  HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
                          [9:0]
[3:0]
         output logic input logic
                                  LEDR;
                                  KEY; // True when not pressed, False when pressed
         input logic [9:0]
 8
                                  SW;
 9
         // Generate clk off of CLOCK_50, whichClock picks rate.
10
11
         logic [31:0] clk;
         parameter whichClock = 25;
12
13
         clock_divider cdiv (CLOCK_50, clk);
14
15
16
         // Hook up FSM inputs and outputs.
17
18
         runway r (.clk(clk[whichClock]), .reset(~KEY[0]), .in(SW[1:0]), .out(LEDR[2:0]));
19
20
21
         // Show signals on LEDRs so we can see what is happening.
assign LEDR[7] = clk[whichClock];
assign LEDR[5] = ~KEY[0];
22
23
24
25
      endmodule
26
27
      // divided_clocks[0] = 25MHz, [1] = 12.5Mhz, ... [23] = 3Hz, [24] = 1.5Hz, [25] = 0.75Hz,
28
     module clock_divider (clock, divided_clocks);
29
         input logic
                                   clock;
30
                         [31:0] divided_clocks;
         output logic
31
32
33
34
35
         initial begin
             divided_clocks <= 0;</pre>
36
         always_ff @(posedge clock) begin
37
             divided_clocks <= divided_clocks + 1;</pre>
38
         end
39
40
      endmodule
```

41

Project: DE1\_SoC