


Option circuit for RF-debug



MediaTek Confidential


MediaTek Inc.





No.1, Dusing Rd. 1, Hsinchu Science Park
Hsinchu, Taiwan 300, R.O.C.

TEL: +886-3-567-0766
Fax: +886-3-578-7610


MEDIATEK


Title			
MT7628AN USB-PCIe			
Size	Document Number	Drawn	Rev
Custom	14-MT7628AN USB-PCIe.sch	Howard	1.0
Date:	Wednesday, May 16, 2018	Sheet	4 of 13









Connect pin 120/121 to C86/C88 GND pin with independent GND trace first (as short as possible) then connect to other GND plane



MediaTek Inc.		No.1, Dusing Rd. 1, Hsinchu Science Park Hsinchu,Taiwan 300, R.O.C.		TEL: +886-3-567-0766 Fax: +886-3-578-7610	
	Title				
	MT7628AN Power				
	Size	Document Number		Drawn	Rev
	A4	16-MT7628AN Power-F.SCH		Howard	1.0
	Date:	Wednesday, May 16, 2018		Sheet 6 of 13	
2		1			



I2S_DO >> I2S_DO
SPI_MOSI >> SPI_MOSI
SPI_CLK >> SPI_CLK
SPI_CS1 >> SPI_CS1
UART_TXD0 >> UART_TXD0
PERST_N >> PERST_N
UART_TXD1 >> UART_TXD1



Bootstrapping Pins Description

Pin Name	Boot Strapping Signal Name	Description
UART_TXD1	DBG_JTAG_MODE	0: JTAG_MODE 1: EPHY_LED (default)
PERST_N	XTAL_FREQ_SEL	0: 25 MHz DIP 1: 40 MHz SMD
I2S_SDO	DRAM_TYPE	1: DDR1 0: DDR2 [note] This pin is valid for MT7628AN only. It needs to be pull-low for 7628KN which only supports DDR1.
{SPI_MOSI SPI_CLK, SPI_CS1}	CHIP_MODE[2:0]	A vector to set chip function/test/debug modes. 000: Boot from PLL (boot from SPI 3-Byte Addr) 001: Boot from PLL (boot from SPI 4-Byte Addr) 010: Boot from XTAL (boot from SPI 3-Byte Addr) 011: Boot from XTAL (boot from SPI 4-Byte Addr)
PAD_TXD0	EXT_BGCK	1: Test Mode 0: Normal (default)

