



Joseph H. Allen			
Title			
Zero detector			
Size	Document Number		Rev
A			
Date:	Wednesday, November 18, 2015	Sheet	3 of 48




op[7..0] op[7..0]


Joseph H. Allen		
Title Instruction decoder		
Size A	Document Number	Rev
Date:	Wednesday, November 18, 2015	Sheet 4 of 48




Joseph H. Allen		
Title		
Condition test logic		
Size	Document Number	Rev
A		
Date:	Wednesday, November 18, 2015	Sheet 5 of 48



Joseph H. Allen			
Title			
Accumulator			
Size	Document Number		Rev
A			
Date:	Wednesday, November 18, 2015	Sheet	6 of 48




Joseph H. Allen			
Title			
Stack Pointer			
Size	Document Number		Rev
A			
Date:	Wednesday, November 18, 2015	Sheet	7 of 48





Joseph H. Allen			
Title			
Program Counter			
Size	Document Number		Rev
A			
Date:	Wednesday, November 18, 2015	Sheet	8 of 48







Joseph H. Allen		
Title		
Data Output Register		
Size	Document Number	Rev
A		
Date:	Wednesday, November 18, 2015	Sheet 9 of 48






Joseph H. Allen			
Title			
Instruction register			
Size	Document Number		Rev
A			
Date:	Wednesday, November 18, 2015	Sheet	12 of 48






Joseph H. Allen			
Title			
ALU BIT			
Size A	Document Number		Rev
Date:	Wednesday, November 18, 2015	Sheet	14 of 48




Joseph H. Allen			
Title			
ALU BIT			
Size	Document Number		Rev
A			
Date:	Wednesday, November 18, 2015	Sheet	15 of 48



Operation - 1 FMAP


Carry select - 1 FMAP

Joseph H. Allen			
Title			
ALU BIT			
Size	Document Number		Rev
A			
Date:	Wednesday, November 18, 2015	Sheet	16 of 48




Joseph H. Allen			
Title			
ALU BIT			
Size	Document Number		Rev
A			
Date:	Wednesday, November 18, 2015	Sheet	17 of 48







Joseph H. Allen			
Title			
ALU BIT			
Size	Document Number		Rev
A			
Date:	Wednesday, November 18, 2015	Sheet	18 of 48



Joseph H. Allen			
Title			
ALU BIT			
Size	Document Number		Rev
A			
Date:	Wednesday, November 18, 2015	Sheet	19 of 48




Joseph H. Allen			
Title			
ALU BIT			
Size	Document Number		Rev
A			
Date:	Wednesday, November 18, 2015	Sheet	20 of 48




Operation - 1 FMAP

Carry select - 1 FMAP


Joseph H. Allen			
Title			
ALU BIT			
Size	Document Number		Rev
A			
Date:	Wednesday, November 18, 2015	Sheet	21 of 48




Joseph H. Allen			
Title			
ALU BIT			
Size	Document Number		Rev
A			
Date:	Wednesday, November 18, 2015	Sheet	22 of 48




Joseph H. Allen			
Title			
ALU BIT			
Size	Document Number		Rev
A			
Date:	Wednesday, November 18, 2015	Sheet	23 of 48






Joseph H. Allen			
Title			
ALU BIT			
Size A	Document Number		Rev
Date:	Wednesday, November 18, 2015	Sheet	25 of 48






Joseph H. Allen			
Title			
ALU BIT			
Size	Document Number		Rev
A			
Date:	Wednesday, November 18, 2015	Sheet	26 of 48







Joseph H. Allen			
Title			
ALU BIT			
Size	Document Number		Rev
A			
Date:	Wednesday, November 18, 2015	Sheet	28 of 48





Joseph H. Allen			
Title			
ALU BIT			
Size	Document Number		Rev
A			
Date:	Wednesday, November 18, 2015	Sheet	29 of 48




Joseph H. Allen			
Title			
Status flags			
Size	Document Number		Rev
A			
Date:	Wednesday, November 18, 2015	Sheet	30 of 48

















Joseph H. Allen		
Title		
Reset sequence		
Size	Document Number	Rev
A		
Date:	Wednesday, November 18, 2015	Sheet 36 of 48




Joseph H. Allen			
Title			
Fetch sequence			
Size	Document Number		Rev
A			
Date:	Wednesday, November 18, 2015	Sheet	37 of 48




Joseph H. Allen			
Title Push instruction			
Size B	Document Number		Rev
Date:	Wednesday, November 18, 2015	Sheet 38	of 48




Joseph H. Allen			
Title			
Immediate instructions			
Size	Document Number		Rev
A			
Date:	Wednesday, November 18, 2015	Sheet	39 of 48




Joseph H. Allen			
Title Operate insns			
Size B	Document Number		Rev
Date:	Wednesday, November 18, 2015	Sheet	40 of 48








Joseph H. Allen			
Title Jump instructions			
Size B	Document Number		Rev
Date:	Wednesday, November 18, 2015	Sheet 42 of 48	2







code0  
code1  
code2  
code3  
word




Joseph H. Allen			
Title Register-Memory Operation Decoder			
Size B	Document Number		Rev
Date:	Wednesday, November 18, 2015	Sheet 44 of 48	




Joseph H. Allen			
Title Read-Modify-Write Operation Decoder			
Size B	Document Number		Rev
Date:	Wednesday, November 18, 2015	Sheet 45 of 48	





Joseph H. Allen			
Title Sign Extender			
Size A	Document Number		Rev
Date:	Wednesday, November 18, 2015	Sheet	47 of 48



Q leads CLK by 90 degrees.

The first flip-flop is to ensure that the clock starts cleanly; remember that the fpga comes out of reset asynchronously with respect to osc.

This should be elaborated in the future: we need a ready line to stretch the clock when accessing slow devices.

Joseph H. Allen			
Title			
Two-phase clock generator			
Size	Document Number		Rev
A			
Date:	Wednesday, November 18, 2015	Sheet	48 of 48