

Part A


1. A brief report describing the netlist bugs and your resolution.

There are three netlist bugs:

The first one is

```
INVS1 U930 (.A(n880), .Y(n88)) ;
```


 causing a duplicated inverter.



Solution: I delete the INVS1 U930 and reconnect the wire as INVS1 U93(.A(n91),.Y(n880)),

The second one is

```
DFFPOSX1 \mem_read_data_r_reg[7] ( .D(n53), .CLK(i_clk), .Q(
o_wb_read_data[7]) );
DFFNEGX1 \mem_read_data_r_reg[6] ( .D(n52), .CLK(i_clk), .Q(
o_wb_read_data[6]) );
```



It should use a positive DFF as reg[7].

Solution: I correct the negative to positive as DFFPOSX1...


The third one is

```

MUX2X1 U174 ( .B(o_wb_read_data[2]), .A(i_mem_read_data[2]), .S(i_mem_stall),
               .Y(n131) );
INVX1 U175 ( .A(n132), .Y(n47) );

```

The MUX2x1 U174 is wrong. The input wire is reversed.



Solution: I change the order of .B and .A as MUX2X1 U174 (.B(i_mem_read_data[2]), .A(o_wb_read_data[2]), .S(i_mem_stall), .Y(n131));

2.Lec Console:

Encounter(R) Conformal(R) Logic Equivalence Checking

File Setup Report Run Tools Custom Preferences Window Help

cadence®

Setup LEC

Golden Revised

a25_write_back
2 library cells and 89 primitives

a25_write_back
132 library cells

Mapped points	PI	PO	DFF	Total
Golden	79	44	44	167
Revised	79	44	44	167

```

0
// Command: add_compared_points -all
// 88 compared points added to compare list
0
// Command: compare
=====
Compared points      PO      DFF      Total
=====
Equivalent           44      44       88
=====
0


```

SETUP> gofile /home/ecelrc/students/W113/verli_iads/iad1/parta/lec/lec.go
TCL_LEC>

Compare done!

100% completed



Mapping manager:



PartB:

1. The scan style is muxed_scan which includes scan insertion and clock gating. Since they are not present in the RTL, so I have to add constraints to disable the clock gate and the added scan logic. And in the test signal objects, since they are all in high active, I set the constraint to 0 to disable the scan.

2.



3. `set_flatten_model -seq_constant -seq_constant_x_to 0`

Remodel registers that also have feedback to constants.

Optimize the flip-flop to a constant zero when the flop is always in a don't care (x) state.

`set_flatten_model -gated_clock`

Remodels the gated-clock logic of the clock port of a DFF.

`set_analyze_option -auto`

Determine the best place to run the ANALYZE SETUP command. Enable the automatic analysis.

4. mapping manager

