Processor Architecture III: PIPE: Pipelined Implementation

Introduction to Computer Systems 11th Lecture, Nov 2, 2020

Instructors:

Class 1: Chen Xiangqun, Sun Guangyu, Liu Xianhua

Class 2: Guan Xuetao

Class 3: Lu Junlin

Overview

- General Principles of Pipelining
 - Goal
 - **■** Difficulties
- Creating a Pipelined Y86-64 Processor
 - Rearranging SEQ
 - Inserting pipeline registers
 - Problems with data and control hazards

Real-World Pipelines: Car Washes

Sequential



Pipelined




Parallel



■ Idea

- Divide process into independent stages
- Move objects through stages in sequence
- At any given times, multiple objects being processed


Computational Example



System

- Computation requires total of 300 picoseconds
- Additional 20 picoseconds to save result in register
- Must have clock cycle of at least 320 ps

3-Way Pipelined Version



System

- Divide combinational logic into 3 blocks of 100 ps each
- Can begin new operation as soon as previous one passes through stage A.
 - Begin new operation every 120 ps
- Overall latency increases
 - 360 ps from start to finish


Pipeline Diagrams

Unpipelined




■ Cannot start new operation until previous one completes


■ 3-Way Pipelined




■ Up to 3 operations in process simultaneously

Operating a Pipeline






Limitations: Nonuniform Delays



- Throughput limited by slowest stage
- Other stages sit idle for much of the time
- Challenging to partition system into balanced stages

Limitations: Register Overhead



- As try to deepen pipeline, overhead of loading registers becomes more significant
- Percentage of clock cycle spent loading register:


● 1-stage pipeline: 6.25%

• 3-stage pipeline: 16.67%

● 6-stage pipeline: 28.57%

High speeds of modern processor designs obtained through very deep pipelining


Data Dependencies



System

■ Each operation depends on result from preceding one

Data Hazards




- Result does not feed back around in time for next operation
- Pipelining has changed behavior of system

Data Dependencies in Processors

```
1    irmovq $50, %rax
2    addq %rax , %rbx
3    mrmovq 100(%rbx), %rdx
```

- Result from one instruction used as operand for another
 - Read-after-write (RAW) dependency
- Very common in actual programs
- Must make sure our pipeline handles these properly
 - Get correct results
 - Minimize performance impact

- Stages occur in sequence
- One operation in process at a time



SEQ+ Hardware


- Still sequential implementation
- Reorder PC stage to put at beginning

PC Stage


- Task is to select PC for current instruction
- Based on results computed by previous instruction

Processor State

- PC is no longer stored in register
- But, can determine PC based on other stored information



Adding Pipeline Registers




Pipeline Stages

- **Fetch**
 - Select current PC
 - Read instruction
 - Compute incremented PC
- Decode
 - Read program registers
- **Execute**
 - Operate ALU
- Memory
 - Read or write data memory


PC

- Write Back
 - Update register file




PIPE- Hardware

- Pipeline registers hold intermediate values from instruction execution
- Forward (Upward) Paths
 - Values passed from one stage to next
 - Cannot jump past stages
 - e.g., valC passes through decode




Signal Naming Conventions

- S_Field
 - Value of Field held in stage S pipeline register
- s_Field
 - Value of Field computed in stage S




Feedback Paths

- Predicted PC
 - Guess value of next PC
- Branch information
 - Jump taken/not-taken
 - Fall-through or target address
- Return point
 - Read from memory
- Register updates
 - To register file write ports



M icode

Predicting the PC




- Start fetch of new instruction after current one has completed fetch stage
 - Not enough time to reliably determine next instruction
- Guess which instruction will follow
 - Recover if prediction was incorrect

Our Prediction Strategy

- Instructions that Don't Transfer Control
 - Predict next PC to be valP
 - Always reliable
- Call and Unconditional Jumps
 - Predict next PC to be valC (destination)
 - Always reliable
- Conditional Jumps
 - Predict next PC to be valC (destination)
 - Only correct if branch is taken
 - Typically right 60% of time
- Return Instruction
 - Don't try to predict

Recovering from PC Misprediction




- Mispredicted Jump
 - Will see branch condition flag once instruction reaches memory stage
 - Can get fall-through PC from valA (value M_valA)
- **■** Return Instruction
 - Will get return PC when ret reaches write-back stage (W_valM)

Pipeline Demonstration

```
irmovq $1,%rax #I1
irmovq $2,%rcx #I2
irmovq $3,%rdx #I3
irmovq $4,%rbx #I4
halt #I5
```

■ File: demo-basic.ys



Data Dependencies: No Nop


demo-h0.ys

0x000: irmovq \$10,%rdx

0x00a: irmovq \$3,%rax

0x014: addq %rdx,%rax

0x016: halt



Data Dependencies: 1 Nop

demo-h1.ys


0x000: irmovq \$10,%rdx

0x00a: irmovq \$3,%rax

0x014: nop

0x015: addq %rdx,%rax

0x017: halt



Data Dependencies: 2 Nop's

demo-h2.ys

0x000: irmovq \$10,%rdx


0x00a: irmovq \$3,%rax

0x014: nop

0x015: nop

0x016: addq %rdx,%rax

0x018: halt



Data Dependencies: 3 Nop's

demo-h3.ys

0x000: irmovq \$10,%rdx

0x00a: irmovq \$3,%rax


0x014: nop

0x015: nop


0x016: nop

0x017: addq %rdx,%rax

0x019: halt



Stalling for Data Dependencies



- If instruction follows too closely after one that writes register, slow it down
- Hold instruction in decode
- Dynamically inject nop into execute stage

Stall Condition

Source Registers


srcA and srcB of current instruction in decode stage

Destination Registers

- dstE and dstM fields
- Instructions in execute, memory, and write-back stages

Special Case

- Don't stall for register ID15 (0xF)
 - Indicates absence of register operand
 - Or failed cond, move



Detecting Stall Condition

demo-h2.ys

0x000: irmovq \$10,%rdx

0x00a: irmovq \$3,%rax


0x014: nop

0x015: nop


bubble

0x016: addq %rdx,%rax

0x018: halt



Stalling X3



What Happens When Stalling?

```
# demo-h0.ys

0x000: irmovq $10,%rdx

0x00a: irmovq $3,%rax

0x014: addq %rdx,%rax


0x016: halt
```

	Cycle 8
Write Back	bubble
Memory	bubble
Execute	0x014: addq %rdx,%rax
Decode	0x016: halt
Fetch	

Cyclo 9

- Stalling instruction held back in decode stage
- Following instruction stays in fetch stage
- Bubbles injected into execute stage
 - Like dynamically generated nop's
 - Move through later stages

Implementing Stalling





Pipeline Control


- Combinational logic detects stall condition
- Sets mode signals for how pipeline registers should update

Pipeline Register Modes













Stall








Bubble



Rising



Data Forwarding

■ Naïve Pipeline

- Register isn't written until completion of write-back stage
- Source operands read from register file in decode stage
 - Needs to be in register file at start of stage

Observation

Value generated in execute or memory stage


■ Trick

- Pass value directly from generating instruction to decode stage
- Needs to be available at end of decode stage

Data Forwarding Example

demo-h2.ys 0x000: irmovq \$10,%rdx 0x00a: irmovq \$3,%rax 0x014: nop 0x015: nop 0x016: addq %rdx,%rax 0x018: halt

- irmovq in writeback stage
- Destination value in W pipeline register
- Forward as valB for decode stage



Bypass Paths

■ Decode Stage

- Forwarding logic selects valA and valB
- Normally from register file
- Forwarding: get valA or valB from later pipeline stage

Forwarding Sources

Execute: valE

■ Memory: valE, valM

■ Write back: valE, valM


Memory

Execute

Decode

Fetch

PC



Data Forwarding Example #2

demo-h0.ys

0x000: irmovq \$10,%rdx

0x00a: irmovq \$3,%rax

0x014: addq %rdx,%rax


0x016: halt

■ Register %rdx

- Generated by ALU during previous cycle
- Forward from memory as valA

■ Register %rax

- Value just generated by ALU
- Forward from execute as valB



Forwarding Priority


F


demo-priority.ys

0x000: irmovq \$1, %rax
0x00a: irmovq \$2, %rax
0x014: irmovq \$3, %rax
0x01e: rrmovq %rax, %rdx
0x020: halt

Multiple Forwarding Choices

- Which one should have priority
- Match serial semantics
- Use matching value from earliest pipeline stage






Implementing Forwarding


- Add additional feedback paths from E, M, and W pipeline registers into decode stage
- Create logic blocks to select from multiple sources for valA and valB in decode stage

Implementing Forwarding




```
## What should be the A value?
int d valA = [
  # Use incremented PC
    D icode in { ICALL, IJXX } : D valP;
  # Forward valE from execute
    d srcA == e dstE : e valE;
  # Forward valM from memory
    d srcA == M dstM : m valM;
  # Forward valE from memory
    d srcA == M dstE : M valE;
  # Forward valM from write back
    d srcA == W dstM : W valM;
  # Forward valE from write back
    d srcA == W dstE : W valE;
  # Use value read from register file
    1 : d rvalA;
];
```

Limitation of Forwarding




Load-use dependency


- Value needed by end of decode stage in cycle 7
- Value read from memory in memory stage of cycle 8




Avoiding Load/Use Hazard



- Stall using instruction for one cycle
- Can then pick up loaded value by forwarding from memory stage



Detecting Load/Use Hazard



Condition	Trigger
II oad/use Hazard	<pre>E_icode in { IMRMOVQ, IPOPQ } && E_dstM in { d_srcA, d_srcB }</pre>

Control for Load/Use Hazard

demo-luh.ys 10 11 12 0x000: irmovq \$128,%rdx Ε M W D F D Ε W 0x00a: irmovg \$3,%rcx M 0x014: rmmovq %rcx, 0(%rdx) F D Ε M W Е 0x01e: irmovg \$10,%ebx D М W 0x028: mrmovq 0(%rdx), %rax # Load %rax Е W D bubble Ε M W Ε 0x032: addg %ebx, %rax # Use %rax F D M W 0x034: halt F D Ε W

- Stall instructions in fetch and decode stages
- Inject bubble into execute stage

Condition	F	D	E	M	W
Load/Use Hazard	stall	stall	bubble	normal	normal


Branch Misprediction Example

Branch Misprediction Example


```
demo-j.ys
0x000:
          xorq %rax,%rax
0x002:
          ine t
                               # Not taken
0x00b:
          irmovq $1, %rax
                               # Fall through
0 \times 015:
          nop
0 \times 016:
          nop
0 \times 017:
          nop
0 \times 018:
          halt
0x019: t: irmovq $3, %rdx
                               # Target
0x023:
          irmovq $4, %rcx
                               # Should not execute
0x02d:
          irmovq $5, %rdx
                               # Should not execute
```

■ Should only execute first 8 instructions


Branch Misprediction Trace



Incorrectly execute two instructions at branch target



Handling Misprediction




Predict branch as taken

Fetch 2 instructions at target

Cancel when mispredicted


- Detect branch not-taken in execute stage
- On following cycle, replace instructions in execute and decode by bubbles
- No side effects have occurred yet

Detecting Mispredicted Branch



Condition	Trigger
Mispredicted Branch	<pre>E_icode == IJXX & !e_Cnd</pre>

Control for Misprediction



Condition	F	D	Ш	M	W
Mispredicted Branch	normal	bubble	bubble	normal	normal

Return Example

Return Example

demo-retb.ys


```
0x000:
         irmovq Stack,%rsp # Intialize stack pointer
0x00a:
         call p
                           # Procedure call
0x013:
         irmovq $5,%rsi
                           # Return point
0x01d:
         halt
0x020: pos 0x20
0x020: p: irmovq $-1,%rdi
                           # procedure
0x02a:
        ret
0x02b: irmovq $1,%rax
                           # Should not be executed
0x035: irmovq $2,%rcx
                           # Should not be executed
0x03f: irmovq $3,%rdx
                           # Should not be executed
0x049:
         irmovq $4,%rbx
                           # Should not be executed
0x100: .pos 0x100
0x100: Stack:
                           # Stack: Stack pointer
```

■ Previously executed three additional instructions

Incorrect Return Example

demo-ret

Incorrectly execute 3 instructions following ret



W

M

W

M

Ε

Correct Return Example

F

D

F

demo-retb


0x026: ret


bubble

bubble


bubble

- As ret passes through pipeline, stall at fetch stage
 - While in decode, execute, and memory stage
- Inject bubble into decode stage
- Release stall when reach write-back stage





Detecting Return



Condition	Trigger
Processing ret	<pre>IRET in { D_icode, E_icode, M_icode }</pre>

Control for Return

demo-retb

0x026: ret

bubble

bubble

bubble

0x014: irmovq \$5,%rsi # Return

F	D	Е	М	W				
	F	D	Е	М	W			
·		F	D	Е	М	W		
			F	D	Е	М	W	
Retur	n			F	D	Е	М	W

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal

Special Control Cases


Detection

Condition	Trigger
Processing ret	IRET in { D_icode, E_icode, M_icode }
Load/Use Hazard	E_icode in { IMRMOVQ, IPOPQ } && E_dstM in { d_srcA, d_srcB }
Mispredicted Branch	E_icode = IJXX & !e_Cnd

■ Action (on next cycle)

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Mispredicted Branch	normal	bubble	bubble	normal	normal

Implementing Pipeline Control




- Combinational logic generates pipeline control signals
- Action occurs at start of following cycle

Initial Version of Pipeline Control

```
bool F stall =
    # Conditions for a load/use hazard
    E icode in { IMRMOVQ, IPOPQ } && E dstM in { d srcA, d srcB } ||
    # Stalling at fetch while ret passes through pipeline
    IRET in { D icode, E icode, M icode };
bool D stall =
    # Conditions for a load/use hazard
    E icode in { IMRMOVQ, IPOPQ } && E dstM in { d srcA, d srcB };
bool D bubble =
    # Mispredicted branch
     (E icode == IJXX && !e Cnd) ||
    # Stalling at fetch while ret passes through pipeline
     IRET in { D icode, E icode, M icode };
bool E bubble =
    # Mispredicted branch
     (E icode == IJXX && !e Cnd) ||
    # Load/use hazard
    E icode in { IMRMOVQ, IPOPQ } && E dstM in { d srcA, d srcB };
```

Control Combinations

Control Combinations



■ Special cases that can arise on same clock cycle


■ Combination A

- Not-taken branch
- ret instruction at branch target

Combination B

- Instruction that reads from memory to %rsp
- Followed by ret instruction

Control Combination A



- Should handle as mispredicted branch
- Stalls F pipeline register
- But PC selection logic will be using M_valM anyhow


Control Combination B



Condition	F	D	Ш	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	bubble + stall	bubble	normal	normal

- Would attempt to bubble and stall pipeline register D
- Signaled by processor as pipeline error

Handling Control Combination B



Condition	F	D	ΙΠ	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	stall	bubble	normal	normal

- Load/use hazard should get priority
- ret instruction should be held in decode stage for additional cycle

Corrected Pipeline Control Logic

Condition	F	D	ΙΠ	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	stall	bubble	normal	normal

- Load/use hazard should get priority
- ret instruction should be held in decode stage for additional cycle

Pipeline Part 1: Summary

Concept

- Break instruction execution into 5 stages
- Run instructions through in pipelined mode

Limitations

- Can't handle dependencies between instructions when instructions follow too closely
- Data dependencies
 - One instruction writes register, later one reads it
- **■** Control dependency
 - Instruction sets PC in way that pipeline did not predict correctly
 - Mispredicted branch and return

Fixing the Pipeline

■ We'll do that next time

Pipeline Part 2: Summary

Data Hazards

- Most handled by forwarding
 - No performance penalty
- Load/use hazard requires one cycle stall

Control Hazards

- Cancel instructions when detect mispredicted branch
 - Two clock cycles wasted
- Stall fetch stage while ret passes through pipeline
 - Three clock cycles wasted

Control Combinations

- Must analyze carefully
- First version had subtle bug
 - Only arises with unusual instruction combination