
## فربد فو لادى-98243045 عرفان رفيعي اسكوئي-98243027

سوال اول)



a. Two of the most widely used types are std\_logic and std\_ulogic. The difference between them is that the former is resolved while the latter isn't.

Let's first have a look at the std\_ulogic type, the unresolved version of the two.

Below is an excerpt of the type declaration taken from an implementation of the std logic 1164 package.

The std\_ulogic is simply an enumerated type that lists the possible values as enumeration literals. When a signal or variable is declared with std\_ulogic as the type, it can represent any one of these values and none other.

Let's talk about what does it mean that a type is unresolved?

If multiple drivers are driving different values onto a signal of the <code>std\_ulogic</code> type, that's not going to work. Conflicting drivers is an error in VHDL. The simulation won't compile, or the design won't synthesize. Driver conflicts are not resolved with the <code>std\_ulogic</code> type. The type doesn't have a built-in mechanism to determine what the signal value should be, so it's an error.

The std\_logic can represent the same values as the std\_ulogic, but it's a resolved type. What does that mean? To find out, let's once again refer to the implementation of the standard. Below is the declaration taken from the IEEE 1164 package.

```
subtype STD_LOGIC is resolved STD_ULOGIC;
```

The subtype keyword in VHDL is normally used for declaring a type with a limited range from the base type. But it can also be used for specifying a resolution function. That's what the above statement is saying. The std\_logic is a subtype of std\_ulogic, and the name of the resolution function is "resolved". Now, let's examine the "resolved" function:

```
function resolved (s : STD_ULOGIC_VECTOR) return STD_ULOGIC is
   variable result : STD_ULOGIC := 'Z'; -- weakest state default

begin
   -- the test for a single driver is essential otherwise the
   -- loop would return 'X' for a single driver of '-' and that
   -- would conflict with the value of a single driver unresolved
   -- signal.
   if (s'length = 1) then return s(s'low);
   else
     for i in s'range loop
        result := resolution_table(result, s(i));
   end loop;
   end if;
   return result;
end function resolved;
```

It accepts one parameter, an array of std\_ulogic representing all the simultaneous drivers. It then compares all the elements in the vector to each other, one by one, reducing them to a single std\_ulogic value which is returned.

For comparing the values, what seems to be a different function named "resolution\_table" is called. But it's actually a two-dimensional array:

The resolution function governs the final value that a signal will have in case of multiple drivers.

```
-- Conversion Functions
 function TO INTEGER (ARG : BIT VECTOR) return NATURAL;
    attribute builtin subprogram of
        TO_INTEGER[BIT_VECTOR return NATURAL]: function is
 numstd_conv_integer_un";
  -- Result subtype: NATURAL. Value cannot be negative since parameter is an
                 UNSIGNED vector.
  -- Result: Converts the UNSIGNED vector to an INTEGER.
  function To_BitVector (ARG, SIZE : NATURAL) return BIT_VECTOR;
    attribute builtin subprogram of
        To BitVector [NATURAL, NATURAL return BIT VECTOR]: function is
 'numbit conv unsigned nu";
  -- Result subtype: bit_vector(SIZE-1 downto 0)
  -- Result: Converts a non-negative INTEGER to an UNSIGNED vector with
             the specified size.
  function To_BitVector (ARG : NATURAL; SIZE_RES : BIT_VECTOR)
    return BIT VECTOR;
    attribute builtin subprogram of
        To BitVector [NATURAL, BIT VECTOR return BIT VECTOR]: function is
'numbit conv unsigned nuu";
 -- Result subtype: STD LOGIC VECTOR(SIZE RES'length-1 downto 0)
-- begin LCS-2006-130
 alias To_Bit_Vector is
    To BitVector[NATURAL, NATURAL return BIT VECTOR];
 alias To BV is
    To_BitVector[NATURAL, NATURAL return BIT_VECTOR];
  alias To_Bit_Vector is
    To BitVector[NATURAL, BIT VECTOR return BIT VECTOR];
  alias To BV is
    To_BitVector[NATURAL, BIT_VECTOR return BIT_VECTOR];
end package NUMERIC_BIT_UNSIGNED;
FUNCTION To_bitvector ( s : std_logic_vector93 ; xmap : BIT := '0') RETURN
BIT VECTOR;
```

```
FUNCTION To_bitvector ( s : std_ulogic_vector93; xmap : BIT := '0') RETURN
BIT_VECTOR;

FUNCTION To_StdLogicVector ( b : BIT_VECTOR ) RETURN
std_logic_vector93;
  FUNCTION To_StdLogicVector ( s : std_ulogic_vector93 ) RETURN
std_logic_vector93;
  FUNCTION To_StdULogicVector ( b : BIT_VECTOR ) RETURN
std_ulogic_vector93;
  FUNCTION To_StdULogicVector ( s : std_logic_vector93 ) RETURN
std_ulogic_vector93;
```

## C.

```
-- resolution function

function resolved (s : STD_ULOGIC_VECTOR) return STD_ULOGIC;

-- logic state system (resolved)

subtype STD_LOGIC is resolved STD_ULOGIC;

-- unconstrained array of resolved std_ulogic for use in declaring
-- signal arrays of resolved elements

subtype STD_LOGIC_VECTOR is (resolved) STD_ULOGIC_VECTOR;

-- common subtypes

subtype X01 is resolved STD_ULOGIC range 'X' to '1'; -- ('X','0','1') subtype X01Z is resolved STD_ULOGIC range 'V' to 'Z'; -- ('Y','0','1','Z') subtype UX01Z is resolved STD_ULOGIC range 'U' to '1'; -- ('U','X','0','1') subtype UX01Z is resolved STD_ULOGIC range 'U' to 'Z'; -- ('U','X','0','1','Z')
```

- a. TYPE NIBBLE IS ARRAY (0 to 1023) OF STD\_LOGIC;TYPE MEM IS ARRAY (0 to 1023) OF NIBBLE;
- b. TYPE matrix IS ARRAY (0 to 1023, 0 to 1023) OF STD\_LOGIC;
- c. TYPE student IS RECORD

studentID: INTEGER RANGE 1 to 100;

fieldOfStudy: fieldOfStudy\_Name;

termNumber: INTEGER RANGE 1 to 10;

END RECORD;

d. TYPE floor\_state\_type IS (floor1, floor2, floor3);
 signal floor\_state : floor\_state\_type;