







U_TopLevelDesign
TopLevelDesign.SchDoc

TOP LEVEL SCHEMATIC


Title		
Size	Number	Revision
B		
Date:	5/26/2025	Sheet of
File:	C:\Users\...Block Diagram.SchDoc	Drawn By:



Title		
Size B	Number	Revision
Date: 5/26/2025	Sheet of	
File: C:\Users\...\TopLevelDesign.SchDoc	Drawn By:	




Title		
Size B	Number	Revision
Date:	5/26/2025	Sheet of
File:	C:\Users\VM\MainMCU\SchDoc	Drawn By:




HEADER AND ONBOARD COMPONENTS SCHEMATIC

Title		
Size	Number	Revision
Date:	5/26/2025	Sheet of
File:	C:\Users\Header and Onboard Components	Doc




ST-LINKV2 SCHEMATIC

Title		
Size	Number	Revision
B		
Date:	5/26/2025	Sheet of
File:	C:\Users\...ST-LinkV2.SchDoc	Drawn By:



POWER BLOCK DIAGRAM



POWER SCHEMATIC

Title		
Size B	Number	Revision
Date: 5/26/2025	Sheet of	
File: C:\Users\Power\SchDoc	Drawn By:	