

## **Building Blocks for PRU Development**

# Module 3 Designing a PRU Application

This session covers how to design a PRU application using a step-by-step design process. The module also walks through this process with an example PRU application, demonstrating how to design a Temperature Monitor application with the PRU.

Author: Texas Instruments<sup>®</sup>, Sitara<sup>™</sup> ARM<sup>®</sup> Processors

Oct 2014

#### Creative Commons Attribution-ShareAlike 3.0 (CC BY-SA 3.0)

# **c**creative commons

#### You are free:

to Share – to copy, distribute and transmit the work

to Remix - to adapt the work

to make commercial use of the work

#### Under the following conditions:



Attribution – You must give the original author(s) credit



**Share Alike** - If you alter, transform, or build upon this work, you may distribute the resulting work only under a license identical to this one


#### With the understanding that:

**Waiver** — Any of the above conditions can be waived if you get permission from the copyright holder.

**Public Domain** — Where the work or any of its elements is in the public domain under applicable law, that status is in no way affected by the license.

**Other Rights** — In no way are any of the following rights affected by the license:

**Notice** — For any reuse or distribution, you must make clear to others the license terms of this work. The best way to do this is with a link to this web page.




CC BY-SA 3.0 License:

http://creativecommons.org/licenses/bysa/3.0/us/legalcode





# **PRU Design Steps**





# Now let's design a PRU application...




# **Step 1...**



## **Step 1: Define the application**

#### Temperature monitor

- Periodically monitor ambient temp using external sensor
- Illuminate blue or red LED based on temp change



# **Step 2...**



#### 1. Identify required I/Os

- \* How many?
- \* What type? (i.e. uni or bidirectional, serial, parallel, etc)
- \* Any special requirements? (i.e. open-drain, etc)

#### 2. Understand protocol basics


- \* Are any required protocols not available in hardware or not already implemented in software?
- \* If so, what are basic building blocks of the protocol?

#### 3. Outline general data flow

\* What tasks are required by the defined application?




#### 1. Identify required I/Os




I/O	I/O Type	#
Control & toggle LEDs	Output (unidirectional)	2
1-Wire interface with temp sensor	IO (bidirectional), open-drain	1

#### 2. Understand protocol basics



#### 2. Outline general data flow



# **Step 3...**




Decide target processor(s) to implement Step 2 tasks


For example: ARM

Single PRU core Dual PRU core


May need to revisit decision after future steps



#### Here's one option...



Here's another option...



# **Step 4...**



- Peripherals & I/Os
- System Event & Interrupt Sources
- Memory Resources

#### General Rule of Thumb:

Whenever possible, select resources within PRU subsystem to reduce access latency.



#### Peripherals & I/Os

#	I/O Type	Purpose
2	Output (unidirectional)	Control & toggle LEDs
1	IO (bidirectional), open-drain	1-Wire interface with temp sensor

Which PRU / AM335x I/Os would you choose for each type of I/O?

#### Peripherals & I/Os

#	I/O Type	Purpose
2	Output (unidirectional)	Control & toggle LEDs

#### PRU GPO (R30)

- Fast, ultra-low latency, simple to program
- PRU core dependent

#### PRU IEP Digital I/Os

- Low latency, PRU core independent
- Limited pins

#### Standard AM335x GPIOs

- PRU core independent, "unlimited" pins
- High latency



#### Peripherals & I/Os

#	I/O Type	Purpose
2	Output (unidirectional)	Control & toggle LEDs

- PRU GPO (R30)
  - Fast, ultra-low latency, simple to program
  - PRU core dependent
- PRU IEP Digital I/Os
  - Low latency, PRU core inde
  - Limited pins

Let's choose the PRU GPO for its ultra-low latency

and simplicity to program...

- Standard AM335x GPIOs
  - PRU core independent, "unlimited" pins
  - High latency



#### Peripherals & I/Os

#	I/O Type	Purpose
1	IO (bidirectional), open-drain	1-Wire interface with temp sensor

#### PRU GPO (R30)

- Ultra-low latency
- Unidirectional, not open-drain, PRU core dependent

#### PRU IEP Digital I/Os

- Open-drain, low latency, PRU core independent
- Unidirectional

#### Standard AM335x GPIOs

- Bidirectional, open-drain
- High latency



#### Peripherals & I/Os

#	I/O Type	Purpose
1	IO (bidirectional), open-drain	1-Wire interface with temp sensor

#### PRU GPO (R30)

- Ultra-low latency
- Unidirectional, not open-drain, PRU core dependent

## PRU IEP Digital I/Os

- Open-drain, low latency, PRU core independent
- Unidirectional

There isn't an option that fulfills all I/O requirements (bidirectional & open-drain).

However, we can achieve a bidirectional signal by externally tying together an input and an output signal.

Therefore, let's choose to use PRU IEP Digital I/Os for their open-drain capability...



#### Peripherals & I/Os


#	I/O Type	Purpose	Selected Resource
2	Output (unidirectional)	LED	PRU GPO (2)
1	IO (bidirectional), open-drain	Temp sensor	PRU IEP DigIO (2)

Next, we need to check if there are any I/O restrictions due to pin muxing...

#### Peripherals & I/Os

#	I/O Type	Purpose	Selected Resource
2	Output (unidirectional)	LED	PRU GPO (2)
1	IO (bidirectional), open-drain	Temp sensor	PRU IEP DigIO (2)

PRU IEP DigIO Pinmux Analysis



Peripherals & I/Os

#	I/O Type	Purpose
1	IO (bidirectional), open-drain	1-Wire interface with temp sensor

Let's use the available DiglO pin as the open-drain output of the bidirectional signal.

Which PRU / AM335x I/O would you choose for the input?



#### Peripherals & I/Os

#	I/O Type	Purpose
1	IO (bidirectional), open-drain	1-Wire interface with temp sensor



#### PRU GPI (R31)

- Ultra-low latency
- Unidirectional, not open-drain, PRU core dependent

#### PRU IEP Digital Output

- Open-drain, low latency, PRU core independent
- Unidirectional

#### Standard AM335x GPIOs


- Bidirectional, open-drain
- High latency



System Event & Interrupt Sources

What type of interrupts are needed?





System Event & Interrupt Sources

<b>Event Type</b>	Details
Periodic system timer	x seconds (i.e. 3s)
1-wire timer	1, 15, 60, 240 us
PRU to PRU	

Int Number	Signal Name (Standard Mode)	Source
63	tpcc_int_pend_po1	TPCC (EDMA)
62	tpcc_errint_pend_po	TPCC (EDMA)
61	tptc_erint_pend_po	TPTC0 (EDMA)
60	initiator_sinterrupt_q_n1	Mbox0 - mail_u1_irq (mailbox interrupt for pru0)
59	initiator_sinterrupt_q_n2	Mbox0 - mail_u2_irq (mailbox interrupt for pru1)
58	Emulation Suspend Signal (software use)	Debugss
57	POINTRPEND1	GPIO0
56	pwm_trip_zone	eHRPWM0/eHRPWM1/eHRPWM2
55	mcasp_x_intr_pend	McASP0 Tx
54	mcasp_r_intr_pend	McASP0 Rx
53	gen_intr_pend	ADC_TSC
52	nirq	UART2
51	nirq	UART0
50	c0_rx_thresh_pend	3PGSW (GEMAC)
49	c0_rx_pend	3PGSW (GEMAC)
48	c0_tx_pend	3PGSW (GEMAC)
47	c0_misc_pend	3PGSW (GEMAC)
46	epwm_intr_intr_pend	eHRPWM1
45	eqep_intr_intr_pend	eQEP0
44	SINTERRUPTN	McSPI0
43	epwm_intr_intr_pend	eHRPWM0
42	ecap_intr_intr_pend	eCAP0
41	POINTRPEND	12C0
40	dcan_intr	DCAN0
39	dcan_int1	DCAN0
38	dcan_uerr	DCAN0
37	epwm_intr_intr_pend	eHRPWM2
36	ecap_intr_intr_pend	eCAP2
35	ecap_intr_intr_pend	eCAP1
34	mcasp_r_intr_pend	McASP1 Rx
33	mcasp_x_intr_pend	McASP1 Tx
32	nirq	UART1

#### System Event & Int Sources

#### **Event Type**

Periodic system timer

1-wire timer

# What type of system event(s) would you choose?

	l I
pr1_pru_mst_intr[1]_intr_req	pru0 or pru1
pr1_pru_mst_intr[0]_intr_req	pru0 or pru1
pr1_ecap_intr_req	PRU-ICSS eCAP
Reserved	Reserved
pr1_digio_event_req	PRU-ICSS IEP
pr1_iep_tim_cap_cmp_pend	PRU-ICSS IEP
pr1_uart_uint_intr_req	PRU-ICSS UART
pr1_uart_utxevt_intr_req	PRU-ICSS UART
pr1_uart_urxevt_intr_req	PRU-ICSS UART
pr1_xfr_timeout	PRU-ICSS Scratch Pad
pr1_pru1_r31_status_cnt16	PRU-ICSS PRU1 (Shift Capture)
pr1_pru0_r31_status_cnt16	PRU-ICSS PRU0 (Shift Capture)
pr1_parity_err_intr_pend	PRU-ICSS Parity Logic
	pr1_pru_mst_intr[0]_intr_req pr1_ecap_intr_req Reserved Reserved Reserved Reserved Reserved Reserved Reserved Pr1_digio_event_req pr1_iep_tim_cap_cmp_pend pr1_uart_uint_intr_req pr1_uart_utxevt_intr_req pr1_uart_urxevt_intr_req pr1_pr1_r31_status_cnt16 pr1_pru0_r31_status_cnt16

System Event & Interrupt Sources

<b>Event Type</b>	Details	Selected Resource
Periodic system timer	i.e. 3s	
1-wire timer	1, 15, 60, 240 us	

- PRU IEP Timer
  - Up to 8 compare values
- PRU eCAP (auxiliary PWM mode)
- Standard AM335x PWM
- Standard AM335x eCAP (APWM mode)
- Standard AM335x DMTimer
  - Manually poll by reading DMTimer status registers

System Event & Interrupt Sources

<b>Event Type</b>	Details	Selected Resource
Periodic system timer	i.e. 3s	PRU eCAP
1-wire timer	1, 15, 60, 240 us	PRU IEP Timer

PRU IEP Timer

Mapped to

PRU Master

Core

Up to 8 compare values

PRU eCAP (auxiliary PWM mode)


Mapped to PRU Slave Core

- Standard AM335x PWM
- Standard AM335x eCAP (APWM mode)
- Standard AM335x DMTimer
  - Manually poll by reading DMTimer status registers

Remember: System Events can only be routed to one Host Interrupt.

Memory Resources


What memory resources are needed &
which PRU / AM335x memory space(s)
would you chose?



# **Step 5...**




#### Step 5: Architect PRU firmware & ARM code





# **Step 6...**








### Step 6: Estimating PRU Cycles Estimation














#### PRU Read Latencies: Internal vs External MMRs

MMRs	Local MMR Access ( PRU cycles @ 200MHz )	Global MMR Access (PRU cycles @ 200MHz)
PRU R31 (GPI)	1	N/A
PRU CTRL	4	36
PRU CFG	3	35
PRU INTC	3	35
PRU DRAM	3	35
PRU Shared DRAM	3	35
PRU ECAP	4	36
PRU UART	14	46
PRU IEP	12	44

**Table 1:** PRU-ICSS MMRs


**Note:** Latency values listed are "best-case" values.

MMRs	Read Latency (PRU cycles @ 200MHz)
L3OCMC	27
SRAM_INT	36
DDR	45
EDMA_TPCC	41
PWMSS	38
UART	34
DMTIMER	34
WDT	38
RTC	62
I2C	34
McASP	42
McSPI	34
DCAN	40
GPIO	34
ADC	42
LCDC	29
Ethernet	41
USB	36
ММС	36
EMIF	36
GPMC	38
PRCM	88
Control	34

# **Step 7...**



# Step 7: Assessing Application Feasibility



#### **PRU Cycle Estimate**

~ 8.232 ms + change


#### **Application Requirement**

3 s

# **Step 8...**



## **Step 8: Start Coding!**



# For Temp Monitor source code and lab, visit:



http://processors.wiki.ti.com/index.php/PRU\_Training:\_Hands-on\_Labs

# Thank you!



For more information about the PRU, visit:

**Presentation Home** – <u>www.ti.com/sitarabootcamp</u>

PRU-ICSS Wiki - <a href="http://processors.wiki.ti.com/index.php/PRU-ICSS">http://processors.wiki.ti.com/index.php/PRU-ICSS</a>

PRU Evaluation Hardware - <a href="http://www.ti.com/tool/PRUCAPE">http://www.ti.com/tool/PRUCAPE</a>

Support – <a href="http://e2e.ti.com">http://e2e.ti.com</a>

