



جامعة القاهرة

EECE - Faculty of Engineering

Cairo University



# Electronics Project (Cadence)

## ELC2060\_PROJECT

Section	Name	ID
3	محمد عادل احمد السيد	9220705

# Task #1

For an NMOS with Drain and Gate connected to  $V_{DD} = 1.2V$  and Source connected to a current source  $I_{REF} = 200\mu A$  to GND and Bulk connected to GND. Fix  $L=L_{MIN}$  and sweep  $W$  from  $W=L$  to  $W=100L$ . Plot the following for  $N_{12\_HS\_L130E}$  (high-speed NMOS) and  $N_{LV\_12\_HS\_L130E}$  (Low- $V_{th}$  high-speed NMOS) transistors:

## 1. $V_{TH}$ versus $W/L$




Figure 1:  $V_{TH}$  versus  $W/L$  using  $N_{12\_HS\_L130E}$




Figure 2:  $V_{TH}$  versus  $W/L$  using  $N_{LV\_12\_HS\_L130E}$

## 2. Vov (VGS-VTH) versus W/L

1




Figure 3: Vov versus W/L using N\_12\_HS\_L130E

1





Figure 4: Vov versus W/L using N\_LV\_12\_HS\_L130E



Equation of Vov

## VDSAT (VGS-VTH) versus W/L




Figure 6: VDSAT versus W/L using N\_12\_HS\_L130E




Figure 5: VDSAT versus W/L using N\_LV\_12\_HS\_L130E

### - Is VDSAT=VGS-VTH?

No, because square law isn't correct 100% because there is approximations and also there are many other reasons like modeling complexity, Temperature effects, simulation conditions, and Model accuracy



### 3. gm.ro versus W/L

1




Figure 7: Gain versus W/L using N\_12\_HS\_L130E

1





Figure 8: Gain versus W/L using N\_LV\_12\_HS\_L130E



equation of gmro

## gm versus W/L

1




Figure 9: gm versus W/L using N\_12\_HS\_L130E

1




Figure 10: gm versus W/L using N\_LV\_12\_HS\_L130E

## ro versus W/L

1




Figure 11: ro versus W/L using N\_12\_HS\_L130E

1




Figure 12: ro versus W/L using N\_LV\_12\_HS\_L130E

**4. Mention the long channel equation for each of the above simulated parameters. Is the trend of the simulations similar to the equations?**

1. The relation between  $V_{th}$  and  $W/L$  at saturation region:

$$V_{th} = V_{GS} - \sqrt{\frac{2I}{\frac{W}{L}C_{ox}\mu}}$$

At Triode region:

$$V_{th} = V_{GS} - \frac{I}{\frac{W}{L}C_{ox}\mu V_{DS}} - \frac{V_{DS}}{2}$$

2. The relation  $V_{ov}$  ( $V_{GS}-V_{th}$ ) and  $W/L$  &  $V_{DSAT}$  and  $W/L$  at saturation region:

$$V_{ov} = \sqrt{\frac{2I}{\frac{W}{L}C_{ox}\mu}}$$

At Triode region:

$$V_{ov} = \frac{I}{\frac{W}{L}C_{ox}\mu V_{DS}} + \frac{V_{DS}}{2}$$

3. The relation  $g_m$  and  $W/L$ :

$$r_o = \frac{2}{\lambda \frac{W}{L} C_{ox} \mu (V_{GS} - V_{th})^2 (1 + \lambda V_{DS})}$$

$$g_m = \frac{W}{L} (V_{GS} - V_{th})$$

**5. Mention one advantage and one disadvantage for N\_LV\_12\_HS\_L130E compared to N\_12\_HS\_L130E. What do you recommend to be used in a high-gain amplifier?**

**An advantage for N\_LV\_12\_HS\_L130E:**

The device typically has a lower threshold voltage compared to the standard high-speed NMOS. This advantage, especially for low-voltage applications, may lead to better performance in terms of switching speed and low-voltage applications.

**A disadvantage for N\_LV\_12\_HS\_L130E:**



Increased Sensitivity to Process Variations: This device is more sensitive to process variations compared to its high- $V_{th}$  counterparts, this sensitivity can result in greater variability in transistor performance across manufacturing lots, potentially leading to yield issues and reliability concerns.



## Task #2


### - First Circuit

1. Schematic diagram with dimensions and component values annotated.





After sweeping the constant ratio  $W/L$  with  $R_{OUT}$  and  $V_{comp}$  of the design to choose the most efficiency values for this parameter to meet the required specifications. Thus, we choose  $W=8$ , so  $L=37u$  as the best values for efficient mirroring.

So, we set this chosen parameter in AD EL testbench and get the required values, as shown in fig, we meet our specifications correctly





For  $V_{out} = 350mV$ , the results of the simulation as shown in fig.





As shown in fig, we can see that both transistors are in sat, we see that rout drops but the current mirror is still accurate.

## - Second Circuit

### 1. Schematic diagram with dimensions and component values annotated.



After sweeping the constant ratio  $W/L$  with  $R_{OUT}$  and  $V_{comp}$  of the design to choose the most efficiency values for this parameter to meet the required specifications as shown in the figures.




Thus, we choose  $W = 10$ , so  $L = 27\mu$  as the best values for efficient mirroring.



So, we set this chosen parameter in AD EL testbench and get the required values, as shown in fig, we meet our specifications correctly

CDF Parameter	Value
I (M)	L M
w (M)	W*2*L M
Number of Fingers	1
Source Drain Metal Width (M)	280.0n M
Width Per Finger	iPar("w")/iPar("fingers")
Multiplier	9
Calc Diff Params	<input checked="" type="checkbox"/>





For  $V_{out} = 350mV$ , the results of the simulation as shown in fig.




As shown in fig, we can see that all transistors are in sat.

Simulation results to verify  $I_{out}$  and  $R_{out}$  specifications for both circuits.


## - First Circuit

### - For $V_{out}=500mV$



As shown in fig, we can see that  $r_{out}$  exceeds 500k and  $2I_{REF} - I_{OUT} / @I_{REF}$  is less than 1.

### - For $V_{out} = 350mV$



## - Second Circuit

- For  $V_{out} = 500mV$

The screenshot shows the Cadence simulation interface. The Design Variables table is as follows:

Name	Value
1 IREF	100u
2 L	27u
3 R	1K
4 VO <sub>ut</sub>	500m
5 W	10

The Analyses table shows a single DC analysis:

Type	Enable	Arguments
1 dc	<input checked="" type="checkbox"/>	t

The Outputs table shows the following results:

Name/Signal/Expr	Value	Plot	Save	Save
1 ROUT	1.23706M	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
2 VCOMP	181.6m	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
3 IO <sub>ut</sub>	200.956u	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
4 IREF	100u	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
5 M4/D		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	yes
6 M3/D		<input type="checkbox"/>	<input checked="" type="checkbox"/>	yes

Plot after simulation: Auto Plotting mode: Replace

- For  $V_{out} = 350mV$

The screenshot shows the Cadence simulation interface. The Design Variables table is as follows:

Name	Value
1 IREF	100u
2 L	27u
3 R	1K
4 VO <sub>ut</sub>	350m
5 W	10

The Analyses table shows a single DC analysis:

Type	Enable	Arguments
1 dc	<input checked="" type="checkbox"/>	t

The Outputs table shows the following results:

Name/Signal/Expr	Value	Plot	Save	Save
1 ROUT	506.904K	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
2 VCOMP	181.659m	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
3 IO <sub>ut</sub>	200.77u	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
4 IREF	100.094u	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
5 M4/D		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	yes
6 M3/D		<input type="checkbox"/>	<input checked="" type="checkbox"/>	yes

Plot after simulation: Auto Plotting mode: Replace

As shown in fig, we can see that  $r_{out}$  exceeds 500k and  $2I_{REF} - I_{O_{ut}} / @I_{REF}$  is less than 1.

As shown in fig, we see that  $r_{out}$  drops but still they meet the required specifications.

**An estimate of this mirror's area for both circuits.**

### **- First Circuit**

Total Area for the first MOSFET (reference MOSFET) =  $W * L * M(\text{Multipliers}) = 1200 \text{ u}^2$ .

Total Area for the first MOSFET (output MOSFET) =  $2 * W * L * M(\text{Multipliers}) = 4200 \text{ u}^2$ .

Total Area for the resistance =  $W * L = 10 \text{ u}^2$ .

### **- Second Circuit**

Total Area for the first MOSFET (reference MOSFET) =  $W * L * M(\text{Multipliers}) = 2430 \text{ u}^2$ .


Total Area for the first MOSFET (output MOSFET) =  $2 * W * L * M(\text{Multipliers}) = 4860 \text{ u}^2$ .

Total Area for the resistance =  $W * L = 6.58 \text{ u}^2$ .

**If your manager told you the area you ended up with is too large and you need to sacrifice one of the specs to have reasonable area, suggest a modification and comment on what you'll gain and lose from it.**

### **- First Circuit**

- Reducing the area for the first MOSFET (reference MOSFET) from  $1200 \text{ u}^2$  to  $648.6 \text{ u}^2$ , the first MOSFET (output MOSFET) from  $4200 \text{ u}^2$  to  $2270.27 \text{ u}^2$




**Rout finished! But Iout still meet the required specifications.**



## - Second Circuit


Considering  $L=10\mu$  reducing the area for the first MOSFET (reference MOSFET) from  $2430 \mu^2$  to  $900 \mu^2$ , the first MOSFET (output MOSFET) from  $4860 \mu^2$  to  $1800 \mu^2$



**So, still meet the required specifications!**


Considering  $L=5\mu$  reducing the area for the first MOSFET (reference MOSFET) from  $2430 \mu^2$  to  $450 \mu^2$ , the first MOSFET (output MOSFET) from  $4860 \mu^2$  to  $900 \mu^2$

Considering this reasonable area so as shown in fig, we notice  $I_{out}$  decrease and  $R_{out}$  still meet the required specifications but we'll make a small modification on the multipliers in the second circuit so to set it to 2 as show in fig



CDF Parameter	Value	Display
I (M)	L M	off
w (M)	W*2*L M	off
Number of Fingers	1	off
Source Drain Metal Width (M)	280.0n M	off
Width Per Finger	iPar("w")/iPar("fingers	off
Multiplier	2	off

Thus, for the two circuits sacrificing the rout, this modification will lower the gain of the circuit and will decrease the linearity of the current mirror (ideally wish to have infinite Rout) but still we meet the required speciation of current mirroring efferently, but we will decrease the area drastically which in return lowers the costs of manufacturing.



Compare both designs in a table by adding the analyzed results with the simulated results for both designs.

Let's first set up the equations that will be used for the analysis:

Since we choose low L and designed the circuit to have VDS for both MOFSETS equal, thus we'll obtain the output current as:

$$I_{out} = I_{ref} * 2 \frac{V_{ov4}^2}{V_{ov3}^2} \text{ (assuming they have same KN)}$$

$$V_{ov} = V_{GS} - V_{th}$$

$$g_m = \frac{2I_{DS}}{V_{ov}}$$

$$R_{out \text{ for cascode}} = r_{o1} + r_{o4} + r_{o1} r_{o4} g_{m4} \approx r_{o1} r_{o4} g_{m4}$$

## - First Circuit

### Analysis (350mV):

Since we choose low L and designed the circuit to have VDS for both MOFSETS equal

We can Obtain the output current as follows:

$$I_{out} = I_{ref} * 2 \frac{V_{ov2}^2}{V_{ov_{ref}}^2} \text{ (assuming they have same KN)}$$

And knowing that:  $V_{ov} = V_{GS} - V_{th}$

Getting  $V_{GS2} = 288.939$  and  $V_{th2} = 215.915$  from DC run

And  $V_{GS_{ref}} = 289.568$  and  $V_{th_{ref}} = 216.306$  from DC run

Substituting in the Iout equation we get:

$$I_{out} = 198.7 \mu A$$

$$g_m = \frac{2I_{DS}}{V_{ov}}$$

Substituting we get:

$$g_{m2} = 5.44$$

$$g_{m_{ref}} = 2.73$$

$$R_{out} = r_o \text{ (directly from run)} = 239.541 K\Omega$$

VARIABLE	ANALYZED	SIMULATED
IOUT	198.7mA	200.221 mA
$gm_{ref}$	2.73	1.66
$gm_2$	5.44	3.322
Rout	239.541 KOhm	

### Analysis (500mV):

Getting  $VGS_2 = 288.939$  and  $Vth_2 = 215.915$  from DC run

And  $VGS_{ref} = 289.568$  and  $Vth_{ref} = 216.306$  from DC run

Substituting in the  $I_{out}$  equation we get:

$$I_{out} = 198.7 \mu A$$

We notice that's no change from 350mV, so we get:

$$gm_2 = 5.44$$

$$gm_{ref} = 2.73$$

$$R_{out} = R_O \text{ (directly from run)} = 239.541 KOhm$$

VARIABLE	ANALYZED	SIMULATED
IOUT	198.7mA	200.637mA
$gm_{ref}$	2.73	1.66
$gm_2$	5.44	3.33
Rout	239.541 KOhm	

## - Second Circuit

### Analysis (350mV):

Getting  $VGS_2 = 268.938$  and  $Vth_2 = 215.812$  from DC run

And  $VGS_{ref} = 266.938$  and  $Vth_{ref} = 215.669$  from DC run

And  $VGS_4 = 262.452$  and  $Vth_4 = 224.516$  from DC run



Therefore, substituting in the  $I_{out}$  equation we get:

$$I_{out} = 214.7 \mu A$$

$$gm = \frac{2IDS}{V_{ov}}$$

Substituting we get:

$$gm_4 = 11.3$$

Getting  $ro_4 = 148.967k$  and  $ro_2 = 605.733$  from DC run.

$$R_{out} = ro_2 + ro_4 + ro_2 ro_4 gm_4 = \text{approximately } ro_2 ro_4 gm_4$$

Substituting in the equation above

We get  $r_{out} = 991K$

VARIABLE	ANALYZED	SIMULATED
<b><math>I_{OUT}</math></b>	214.7	200.956
<b><math>R_{out}</math></b>	991K	506.9K

#### Analysis (500mV):

Getting  $VGS_2 = 268.932$  and  $Vth_2 = 215.812$  from DC run

And  $VGS_{ref} = 266.932$  and  $Vth_{ref} = 215.669$  from DC run

And  $VGS_4 = 262.546$  and  $Vth_4 = 224.502$  from DC run

Substituting in the  $I_{out}$  equation we get:

$$I_{out} = 214.75 \mu A$$

$$gm = \frac{2IDS}{V_{ov}}$$

Substituting we get:

$$gm_4 = 11.3$$

Getting  $ro_4 = 362.692k$  and  $ro_2 = 607.17$  from DC run.

$$R_{out} = ro_2 + ro_4 + ro_2 ro_4 gm_4 = \text{approximately } ro_2 ro_4 gm_4$$

Substituting in the equation above

We get  $r_{out} = 2M$

VARIABLE	ANALYZED	SIMULATED
<b><math>I_{OUT}</math></b>	214.75mA	200.77mA
<b><math>R_{out}</math></b>	2M	1.23M

## Comparison

Variable	Analyzed				Simulated			
	350v 1 <sup>st</sup> circuit	350v 2 <sup>nd</sup> circuit	500v 1 <sup>st</sup> circuit	500v 2 <sup>nd</sup> circuit	350v 1 <sup>st</sup> circuit	350v 2 <sup>nd</sup> circuit	500v 1 <sup>st</sup> circuit	500v 2 <sup>nd</sup> circuit
IOUT	198.7m A	214.7	198.7mA	214.75mA	200.221 mA	200.956	200.637 mA	200.77mA
ROUT	239.541	991K	239.541	2M	239.541 K $\Omega$	506.9K	501K	1.23M


At both output voltages 500m and 350m we notice a slight difference in IOUT and a huge difference in Rout, this is because the long channel equations we use are a bit approximated and do not match the ones the simulator uses which are more accurate.


**Discuss the circuits at which each circuit is more suitable to be used.**

Because the first circuit has a very low Vcomp and a high output swing, it is the greatest choice when creating low power circuits. However, because of its reduced noise level, the second circuit is more suited for circuits that must handle noise.

**Draw and estimate the noise of both circuits and define which devices are more dominant in the total noise.**


### - First Circuit






## - Second Circuit

Noise Analysis `noise`: freq = (1 Hz -> 20 GHz)



Noise Response



Results Display Window			
Window Expressions Info Help			cadence
Active			
Device	Param	Noise Contribution	% Of Total
/NM3	id	4.97747e-18	56.86
/NM1	id	2.71652e-18	31.03
/NM2	id	5.35584e-19	6.12
Integrated Noise Summary (in A^2) Sorted By Noise Contributors			
Total Summarized Noise = 8.75356e-18			
No input referred noise available			
The above noise summary info is for noise data			
Device	Param	Noise Contribution	% Of Total
R1.r1	thermal	4.88677e-20	0.56
Integrated Noise Summary (in A^2) Sorted By Noise Contributors			
Total Summarized Noise = 8.75356e-18			
No input referred noise available			
The above noise summary info is for noise data			




## Task #3


Use the NMOS core high voltage RF transistor (N\_33\_RF), an ideal current source, and an ideal DC blocking cap of  $1\mu\text{F}$  to design a class A Power Amplifier operating at  $V_{DD} = 3.3\text{V}$  with the following specifications:

- $V_{in,DC} = 2.3\text{V}$
- $V_{in,AC} = A \sin(2\pi ft)$ ,  $f = 60\text{MHz}$ ,  $A = 0.8\text{V}$
- $R_L = 50\Omega$  &  $|V_{out,peak}| > 600\text{mV}$
- Output signal linearity is characterized as  $|V_{out,max}|/|V_{out,min}|$   $V_{out,max} < 2.5\%$

First, set the schematic of the design before we go to the testbench:



**Second,** we the transistor's parameters with multipliers equal to 2 to come up in the context of improving performance and to lower conduction losses for better efficiency. We'll set ratio W/L as a constant C to sweep this constant to find out what's the best value make the design work properly.



Also, we configure the  $V_{sin}$  source to achieve the required specifications:

- $V_{in,DC} = 2.3V$
- $V_{in,AC} = A \sin(2\pi ft), f = 60MHz, A = 0.8V$

Offset voltage	2.3 V
Amplitude	800.0m V
Initial phase for Sinusoid	0
Frequency	60M Hz

Running ADE XL testbench and choosing transient analysis using 20n as stop time just one period.

The dialog box 'Choosing Analyses -- ADE L (1)' shows various analysis options. Under 'Transient Analysis', the 'Stop Time' is set to '20n'. The 'Accuracy Defaults (errpreset)' are set to 'conservative'. The 'Transient Noise' checkbox is unchecked. The 'Dynamic Parameter' checkbox is unchecked. The 'Enabled' checkbox is checked. Buttons at the bottom include 'OK', 'Cancel', 'Defaults', 'Apply', and 'Help'.

After that we'll sweep the constant C and the ideal current source's value to choose the best to meet the required specifications so:

- Sweep C from 12 to 46 with step size 2.
- Sweep IREF from 10m to 40m with step size 5m.

The 'Parameterize' dialog box shows a sweep configuration for IREF. The 'From/To' dropdown is set to 'From'. The 'Step Type' is 'Linear'. The 'From' value is '10m' and the 'To' value is '40m'. The 'Step Size' is '5m'. Buttons at the bottom include 'Delete Spec', 'Ok', 'Cancel', and 'Help'.

The 'Parameterize' dialog box shows a sweep configuration for C. The 'From/To' dropdown is set to 'From'. The 'Step Type' is 'Linear'. The 'From' value is '12' and the 'To' value is '46'. The 'Step Size' is '2'. Buttons at the bottom include 'Delete Spec', 'Ok', 'Cancel', and 'Help'.

Also, choose the minimum length for the transistor thus the total global variables as shown in fig.

Global Variables	
<input checked="" type="checkbox"/> IREF	{From/To}Linear:10m:5m:40m{From/To}
<input checked="" type="checkbox"/> L	340n
<input checked="" type="checkbox"/> C	{From/To}Linear:12:2:46{From/To}

We'll write the total equations as shown in fig demonstrating that:

- VOUT is the transient value of the voltage output node.
- I Transent is the transient value of the current device.
- ERROR is the ability of the amplifier to faithfully reproduce the input signal at the output without introducing significant distortion.
- MAXOFVOUT is the max output voltage or the peak voltage of VOUT.
- PSupply is the total power dissipated in the device.
- PLoad is the output required power in the device as a power amplifier.
- Efficiency is the division of the output required power in the device over the total power dissipated.

Task#4 x adexl x				
Outputs Setup Run Preview Results Diagnostics				
Test	Name	Type	Details	EvalType
newTr:Task#4:1	VOUT	expr	VT("/VOUT")	point
newTr:Task#4:1	I Transent	expr	IT("/M1/D")	point
newTr:Task#4:1	MAXOFVOUT	expr	ymax(VT("/VOUT"))	point
newTr:Task#4:1	LINEARITY/ERROR	expr	((ymax(VT("/VOUT")) + ymin(VT("/VOUT"))) / ymax(VT("/VOUT"))) * 100	point
newTr:Task#4:1	PSupply	expr	(average(IT("/M1/D")) * 3.3)	point
newTr:Task#4:1	PLoad	expr	((MAXOFVOUT * MAXOFVOUT) / 100)	point
newTr:Task#4:1	Efficiency	expr	((PLoad / PSupply) * 100)	point
newTr:Task#4:1		signal	/M1/D	point

Thus, we'll sweep over 126 points.

Run Summary	
1 Test	
<input checked="" type="checkbox"/>	126 Point Sweeps
<input checked="" type="checkbox"/>	0 Corner
<input checked="" type="checkbox"/>	Nominal Corner

After the sweeping 'step, we notice the most faithfully required values for C & IREF to achieve the required specifications:


- $I_{REF} = 25m$
- $C = 40$

We got all achieve the required specifications with:

1.  $|V_{out,peak}| > 600mV$
2.  $|V_{out,max}| - |V_{out,min}| / V_{out,max} < 2.5\%$




Point	Test	Output	Nominal	Spec	Weight	Pass/Fail
68	newTr:Task#4:1	Efficiency	4.677			
68	newTr:Task#4:1	/M1/D				
Parameters: IREF=25m, C=40						
69	newTr:Task#4:1	VOUT				
69	newTr:Task#4:1	I Transient				
69	newTr:Task#4:1	MAXOFVOUT	641.1m			
69	newTr:Task#4:1	LINEARITY/ERROR	1.994			
69	newTr:Task#4:1	PSupply	86.52m			
69	newTr:Task#4:1	PLoad	4.11m			
69	newTr:Task#4:1	Efficiency	4.75			
69	newTr:Task#4:1	/M1/D				
Parameters: IREF=25m, C=42						
70	newTr:Task#4:1	VOUT				
70	newTr:Task#4:1	I Transient				

## 1. Schematic diagram with dimensions and component values annotated.



## 2. Schematic diagram with DC operating point annotated.

To get the DC operating point, we'll run ADE L testbench and set the design variables we got from ADE XL from the sweeping we made.





### 3. Transient simulation results to verify the required specifications:

Now we able to plot the required transient graphs thus:




Figure 13: A complete period of Vout vs time.





Figure 14: A complete period of I vs time.

As shown in fig 14, we verified that the device doesn't turn off and meet the specifications of class A power Amplifier.



#### 4. Calculation of the efficiency using simulations and compare it with the theoretical equation.

Parameters: IREF=25m, C=40			
69	newTr:Task#4:1	VOUT	
69	newTr:Task#4:1	I Transent	
69	newTr:Task#4:1	MAXOFVOUT	641.1m
69	newTr:Task#4:1	LINEARITY/ERROR	1.994
69	newTr:Task#4:1	PSupply	86.52m
69	newTr:Task#4:1	PLoad	4.11m
69	newTr:Task#4:1	Efficinecy	4.75
69	newTr:Task#4:1	/M1/D	

Simulated	Theoretical
$\eta = 4.75\%$	$\eta = \frac{P_{load}}{P_{source}} * 100$ $P_{Load} = \frac{(MAXOFVOUT)^2}{2 * R_L}$ $P_{source} = V_{CC} I_{DC}$ $\therefore \eta = \frac{(MAXVOUT)^2}{2 * R_L * V_{CC} * I_{DC}} * 100$ <p>MAXVOUT=641.1m, RL=50 <math>\Omega</math>, <math>I_{DC} = 25m</math> VCC=3.3V</p> $\therefore \eta = 4.982\%$

By observation we notice that there is a little difference between the two values and that may be because we deal with minimum length with 340n so consider short channel device thus the simulation work on a complex current equation so not the exact current in both or it can be not the exact value of MAXOFVOUT as we consider an approximated value.


$$I_d = \mu C_{ox} \frac{W_{eff}}{L_{eff}} \left[ (V_{GS} - V_{th0}) - \left( 1 + \frac{F_s \gamma}{4 \sqrt{2 \phi_s - V_{BS}}} + F_n \right) \frac{V_{DS}}{2} \right] V_{DS}, \quad \mu = \frac{\mu_{eff}}{1 + \frac{\mu_{eff} * V_{DS}}{v_{max} * L}}$$

**5. Replace the ideal current source with a current mirror with  $I_{REF} = 10mA$  using N\_33\_RF device, design the mirror using a suitable topology of your choice, and plot  $V_{out}$  and  $I_{main}$  device. Did the linearity degrade? Why/why not?**

Yes, it degraded due to the  $R_{out}$  of the mirroring design (compared to the ideal current source) and the usage of multiple components may lead to some non-idealities.


We used MOSFET current mirror as a suitable topology for our design so as we mentioned before we set the values of constant C and  $I_{REF}$  based on the sweeping' steps so we design the area of the MOSFET become:

- Length=L (340n as usual)
- Width=2.5(as the used ideal current source of 10mA so we need current mirroring of 25mA based on the value chosen before but we able readjust it by increasing the number of multipliers& fingers and so on so that's as first as observation and then modified it) \*L.
- We set the number of multiplier equal to 30 as primarily related to improving performance and the total output current capability of the current mirror circuit increases (it's not final value but we'll monitor and readjust it to suit our specifications).




CDF Parameter	Value	Display
Gate Finger Width	2.5*L M	off
Gate Length	L M	off
Gate Finger Number	16	off
Multiplier	30	off

Thus, the final design:



So, the result of the simulation using 30 multipliers, we notice here the error increase little and exit out of the required range but  $V_{out}$  peak is still in safe, so what if we continue to increase the number of multipliers!



We'll increase the number of multipliers to 35 and check for the required values 'specifications

CDF Parameter	Value	Display
Gate Finger Width	2.5*L M	off
Gate Length	L M	off
Gate Finger Number	16	off
Multiplier	35	off

from fig, we notice the error decreased nearly 0.1 and Vout nearly 0.594, thus we can increase the number of multipliers again to make the error less than 2.5

Design Variables		Analyses	
Name	Value	Type	Enable
1 C	40	tran	<input checked="" type="checkbox"/>
2 IREF	10m		
3 L	340n		

Outputs				
Name/Signal/Expr	Value	Plot	Save	Save
2 I Transient		<input type="checkbox"/>	<input checked="" type="checkbox"/>	
3 MAXOFVOUT	634.038m	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
4 LINEARITY/ERROR	2.58214	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
5 PSupply	109.557m	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
6 PLoad	4.02004m	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
7 Efficiency	3.66936	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
8 M1/D		<input type="checkbox"/>	<input checked="" type="checkbox"/>	yes

As shown in below fig, we increased the number of multipliers to 70(double of its previous value) and check for specifications:

CDF Parameter	Value	Display
Gate Finger Width	2.5*L M	off <input type="button" value="v"/>
Gate Length	L M	off <input type="button" value="v"/>
Gate Finger Number	16	off <input type="button" value="v"/>
Multiplier	70	off <input type="button" value="v"/>

As shown in fig, after run here's we meet the required specifications:

1.  $|V_{out, peak}| > 600mV$
2.  $|V_{out, max}| - |V_{out, min}| V_{out, max} < 2.5\%$

but we sacrifice with some Important parameters:

- Power supply is the power dissipated in the design so by observation in the process of increasing the number of multipliers, we notice it increase by 18.386m Watt and can affect in thermal problems in the total device.
- We can neglect the decrease in the power load as it's very small change.
- We notice that the efficiency of the device decreased by 0.6045, it's may be bad for the quality

of the total device.

**Design Variables**

	Name	Value
1	C	40
2	IREF	10m
3	L	340n

**Analyses**


Type	Enable	Arguments
1 tran	<input checked="" type="checkbox"/>	0 20n

**Outputs**

Name/Signal/Expr	Value	Plot	Save	Save
2 I Transient		<input type="checkbox"/>	<input checked="" type="checkbox"/>	
3 MAXOFVOUT	629.788m	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
4 LINEARITY/ERROR	2.35323	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
5 PSupply	125.011m	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
6 PLoad	3.96633m	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
7 Efficiency	3.1728	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
8 M1/D		<input type="checkbox"/>	<input checked="" type="checkbox"/>	yes

Plot after simulation: Auto Plotting mode: Replace

> Results in /home/cadence/simulation/test/



So, to answer to this question, we'll compare the two designs shown in fig and fig:

*Device with the ideal current source*

*Device with a suitable topology for*



*current mirroring*

<i>Vout Peak</i>	641.1mV	629.788mV
<i>Linearity/Error</i>	1.994	2.35523
<i>Power supply</i>	125.011mW	86.52mW
<i>Efficiency</i>	4.75	3.17