



# DSP PROJECT

Muhammed Adel Ahmed

## About DSP:

The DSP48A1 slice is a powerful and versatile component of FPGA architectures, designed to efficiently handle complex arithmetic operations. Our implementation leverages the capabilities of the DSP48A1 slice using Verilog, ensuring optimal performance for digital signal processing applications.

### Key Features

**Arithmetic Operations:** Supports addition, subtraction, and multiplication, making it ideal for a wide range of DSP tasks.

**Pipelining:** Implements pipelining to improve throughput and reduce latency, crucial for high-speed data processing.

### Tools Used

**Verilog:** Employed for designing and coding the DSP48A1 functionality, ensuring a robust and flexible implementation.

**Questasim:** Utilized for simulation and verification of the design, allowing thorough testing and debugging.


**Vivado:** Used for synthesis and implementation on FPGA hardware, ensuring seamless integration and deployment.

### Implementation Details

The DSP48A1 was successfully implemented, tested, and verified using Questasim, followed by synthesis and deployment on FPGA hardware using Vivado. This ensures that the design meets the required performance metrics and is ready for real-world applications in digital signal processing.

By integrating the DSP48A1 slice, our design achieves efficient and high-performance arithmetic and logic operations, paving the way for advanced DSP applications in various fields.

# Architecture



## Do code:

```
vlib work vlog *.v
```




```
vsim -voptargs=+acc work.dsptb
```

```
add wave *
```

```
run -all
```


```
#quit -sim
```

# Waveform snippets :




# Elaboration:

## Messages :



## schematic :



# Synthesis :

## Messages:


Tcl ConsoleMessages x LogReportsDesign RunsDebug

Warning (43)Info (61)Status (23)Show All

Synthesis (43 warnings)

- [Synth 8-3331] design dffmux has unconnected port clk (40 more like this)
- [Synth 8-3332] Sequential element (dffop/sync/q\_reg[5]) is unused and will be removed from module dsptop.
- [Constraints 18-5210] No constraint will be written out.

## Schematic :



## Utilization :

Tcl ConsoleMessagesLogReportsDesign RunsUtilization x Debug

Hierarchy

Name	Slice LUTs (134600)	Slice Registers (269200)	DSP s (740)	Bonded IOB (500)	BUFGCTRL (32)
dsptop	272	159	1	327	1
> dffa1 (dffmux__param...	0	18	0	0	0
> dffb1 (dffmux__param...	0	18	0	0	0
> dffc (dffmux__paramet...	0	48	0	0	0


utilization\_1

## Timing report :

Design Timing Summary			
Setup		Hold	Pulse Width
Worst Negative Slack (WNS):	5.260 ns	Worst Hold Slack (WHS):	0.304 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	86	Total Number of Endpoints:	86
All user specified timing constraints are met.			

## Implementation:

**Device:**



## Messages :

- Implementation (1 warning)
  - Route Design (1 warning)
    - DRC (1 warning)
      - Pin Planning (1 warning)
        - [DRC CFGBVS-7] CONFIG\_VOLTAGE with Config Bank VCC0: The CONFIG\_MODE property of current\_design specifies a configuration mode (SPIx4) that uses pins in bank 14. I/O standards used in this bank have a voltage requirement of 1.80. However, the CONFIG\_VOLTAGE for current\_design is set to 3.3. Ensure that your configuration voltage is compatible with the I/O standards in banks used by your configuration mode. Refer to device configuration user guide for more information. Pins used by config mode: V28 (IO\_L1P\_T0\_D00\_MOSI\_14), V29 (IO\_L1N\_T0\_D01\_DIN\_14), V26 (IO\_L2P\_T0\_D02\_14), V27 (IO\_L2N\_T0\_D03\_14), W26 (IO\_L3P\_T0\_DQS\_PUDC\_B\_14), and Y27 (IO\_L6P\_T0\_FCS\_B\_14)

## Timing report :

**Design Timing Summary**

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 3.775 ns	Worst Hold Slack (WHS): 0.276 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 105	Total Number of Endpoints: 105	Total Number of Endpoints: 180

All user specified timing constraints are met.



# Utilization report :

Name	Slice LUTs (133800)	Slice Registers (267600)	Slice (33450)	LUT as Logic (133800)	LUT Flip Flop Pairs (133800)	DSP s (740)	Bonded IOB (500)	BUFGCTRL (32)	
dsptop	272	178	110	272	26	1	327	1	
> dffa1 (dffmux__param...	0	18	5	0	0	0	0	0	
> dffb1 (dffmux__param...	0	36	13	0	0	0	0	0	
> dffc (dffmux__paramet...	0	48	19	0	0	0	0	0	

Thanks