Inception and Evolution of GPUs

A Brief Story of Graphics Processing Units



Sergio Orts Escolano Albert García García sorts @ ua.es agarcia @ dtic.ua.es

Contents

Introduction

Moore's Law

Graphics Pipeline

Graphics Processing Unit (GPU)

First GPGPU Steps


CUDA Architecture

Need for compute power

AR/VR Self-Driving Deep Cars Learning








Augmented Reality (AR)



Virtual Reality (VR)




Self-Driving Cars




Self-Driving Cars



Self-Driving Cars



Deep Learning



I am Al

https://www.youtube.com/watch?v=GiZ7kyrwZGQ

How to handle all that data?

If you were to plow a field, what would you choose?

- A) One big, fast, and cutting-edge tractor
- B) A thousand chickens pecking on the ground





Supercomputers

Rack 262144 cores 2.62 PFLOPS

Rack 4096 cores **40.96 TFLOPS**

Node 128 cores **1280 GFLOPS**

Blade 8 cores 80 GFLOPS

CPU 4 cores 40 GFLOPS







Supercomputer performance

- Most used metric is FLOPS (Floating Point Operations Per Second):
 - MFLOPS (MegaFLOPS) = 1 000 000 FLOPS
 - GFLOPS (Giga FLOPS) = 1 000 000 000 FLOPS
 - TFLOPS (Tera FLOPS) = 1 000 000 000 000 FLOPS
 - PFLOPS (Peta FLOPS) = 1 000 000 000 000 000 FLOPS
 - EFLOPS (Exa FLOPS) = 1 000 000 000 000 000 000 FLOPS
- How many FLOPS for the most powerful supercomputer on Earth?
- How much power does that supercomputer draw?

Supercomputer performance (TOP500)

Rank	Site	System	Cores	Rmax (TFlop/s)	Rpeak (TFlop/s)	Power (kW)
1	National Supercomputing Center in Wuxi China	Sunway TaihuLight - Sunway MPP, Sunway SW26010 260C 1.45GHz, Sunway NRCPC	10,649,600	93,014.6	125,435.9	15,371
2	National Super Computer Center in Guangzhou China	Tianhe-2 (MilkyWay-2) - TH-IVB-FEP Cluster, Intel Xeon E5-2692 12C 2.200GHz, TH Express-2, Intel Xeon Phi 31S1P NUDT	3,120,000	33,862.7	54,902.4	17,808
3	DOE/SC/Oak Ridge National Laboratory United States	Titan - Cray XK7 , Opteron 6274 16C 2.200GHz, Cray Gemini interconnect, NVIDIA K20x Cray Inc.	560,640	17,590.0	27,112.5	8,209
4	DOE/NNSA/LLNL United States	Sequoia - BlueGene/Q, Power BQC 16C 1.60 GHz, Custom IBM	1,572,864	17,173.2	20,132.7	7,890


MareNostrum 4




GPUs or massive parallelism for all




Approximately, every two years, transistor count doubles




Problem: transistor size



Problem: power draw




How to keep scaling? Multicore



The Graphics Pipeline

The Graphics Pipeline


OpenGL / DirectX




It all started with the GeForce 256




Typical CPU / GPU system




Integrated CPU / GPU system




CPU / multi-GPU system



The essence of the GPU at a glance





Intel i7 GTX 480

INVIDIA

CPU vs. GPU (different goals, different efficiency)

CPU


Optimized for latency
Complex caching
Complex control
1690 pJ / FLOP



Westmere 32 nm


GPU

Optimized for throughput "Simple" caching Simple control 140 pJ / FLOP



Kepler 28 nm

Heterogeneous computing



GeForce 3 and programmable vertex/pixel shaders



GeForce 3 and programmable vertex/pixel shaders



Fool the GPU using graphics APIs (OpenGL / DirectX)

$$Y = Y + alpha * X$$

GPGPU First Steps

Fool the GPU using graphics APIs (OpenGL / DirectX)

GPGPU First Steps

Fool the GPU using graphics APIs (OpenGL / DirectX)

```
float saxpy (
        float2 coords: TEXCOORDO,
        uniform sampler2D textureY,
        uniform sampler2D textureX,
        uniform float alpha ) : COLOR
        float result;
        float yval=y old[i];
        float y = tex2D(textureY, coords);
        float xval=x[i];
        float x = tex2D(textureX, coords);
        y new[i]=yval+alpha*xval;
        result = y + alpha * x;
        return result:
```

GPGPU First Steps


Progress was cut down because of certain limitations

- Steep learning curve (OpenGL/DirectX) and program translation
- Need to learn shading languages (e.g., Cg or GLSL)
- No guarantees on FP32 (float) or FP64 (double) support
- Strict limitations on memory access patterns (reading and writing)
- Lack of development and debugging tools
- Limited resources in general: memory, clock speed, flexibility...


GeForce 8800 GTX




Unified shaders



Single precision floating point (FP32)



Uncommon (for graphics) memory access patterns



Platform and ecosystem

- Brand new hardware architecture
- Specialized driver for GPU computing
- Flexible and "friendly" programming language (based on C++)
- Development environment
 - NVCC compiler
 - Visual Studio integration
 - Visual Studio Nsight for debugging
- Documentation, tons of documentation and tutorials!
- Collaboration with academia (donations, support...)

Programmability vs. efficiency


CPU

FPGA

ASIC









Efficiency

Development effort / flexibility

Programmability vs. efficiency



Meteoric ascent



Inception and Evolution of GPUs

A Brief Story of Graphics Processing Units

Thanks for your attention!

These slides have been modified/remixed using the TeachingKit licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.



Sergio Orts Escolano Albert García García sorts @ ua.es agarcia @ dtic.ua.es