


## ECE3623 Embedded System Design Laboratory

Dennis Silage, PhD silage @temple.edu




## AD1Pmod and DA2Pmod in FreeRTOS

In this Laboratory you will investigate utilizing a *queue* to send data between tasks in the FreeRTOS environment on the Zybo board. A Vivado hardware project that uses the PmodAD1 ADC and the PmodDA2 DAC is shown below.




These AD1Pmod and the DA2Pmod IPs are not that provided by Digilent but use the controller-data path formulation for increased performance in their data throughput. The PmodAD! ADC uses the FCLK\_CLK1 external clock signal at nominally 30 MHz (actually 30.303 MHz) for a SPI clock frequency of approximately 15 MHz where the maximum is 20 MHz. The PmodDA2 DAC uses the FCLK\_CLK2 external clock signal at 50 MHz for a SPI clock frequency of 25 MHz where the maximum is 30 MHz.



The constraint file *AD1DA2JE.xdc* uses the JE Pmod connector on the Zybo board with the PmodAD1 on the upper 6 pins and the PmodDA2 on the lower 6 pins.

```
Diagram × Address Editor
                         × AD1DA2JE.xdc
C:/zynq_Pmod_ED/AD1DA2PmodEx/AD1DA2PmodEx.srcs/constrs_1/imports/zyr
165 #set property PACKAGE PIN V18 [get ports (JD10)]
166 | #set_property IOSTANDARD LVCMOS33 [get_ports {JD10}]
167
168 | #Pmod Header JE
169 | set property PACKAGE_PIN V12 [get ports {ADlsync_0}]
170 set property IOSTANDARD LVCMOS33 [get ports {ADlsync_0}]
171 | set_property PACKAGE_PIN W16 [get_ports {ADldat1_0}]
172 set property IOSTANDARD LVCMOS33 [get ports {ADldat1_0}]
173 | set property PACKAGE_PIN J15 [get ports {AD1dat2_0}]
174 set property IOSTANDARD LVCMOS33 [get ports {AD1dat2 0}]
175 set_property PACKAGE_PIN H15 [get_ports {ADlsclk_0}]
176 set_property IOSTANDARD LVCMOS33 [get_ports {ADlsclk_0}]
177 set_property PACKAGE_PIN V13 [get_ports {DA2sync_0}]
178 | set property IOSTANDARD LVCMOS33 [get ports {DA2sync_0}]
179 set property PACKAGE_PIN U17 [get ports {DA2dat1_0}]
180 | set_property IOSTANDARD LVCMOS33 [get_ports {DA2dat1_0}]
181 set_property PACKAGE_PIN T17 [get_ports {DA2dat2_0}]
182 set_property IOSTANDARD LVCMOS33 [get_ports {DA2dat2_0}]
183 set property PACKAGE_PIN Y17 [get ports {DA2sclk_0}]
184 set_property IOSTANDARD LVCMOS33 [get_ports {DA2sclk_0}]
185
186 #USB-OTG overcurrent detect pin
187
    #set property PACKAGE PIN U13 [get ports otg oc]
188 #set property IOSTANDARD LVCMOS33 [get_ports otg_oc]
```

The *main.c* program in SDK is given below. This is a single task, standalone operating system application and not FreeRTOS. The application is a *straight-through* ADC to DAC system using the control and status signals for the ADC and DAC. The Address Editor for Vivado provides that start address for the PmodAD1 and PmodDA2 IP blocks.



The ADC input and DAC output signals are shown in the Digilent *Waveforms* display. The *straight-through* ADC to DAC application has a nominal gain of 1 but there is a difference in the fixed offsets between the ADC and DAC. You should verify the performance of the template program.

This is a two channel application but the ADC and DAC SPI interface can convert two channels simultaneously and thus provide no additional burden if two channels are required.


**Task 1.** Describe in detail the single task, standalone operating system template application. What are the various control and status signals? Using the Waveforms oscilloscope, measure the sampled data throughput rate beginning at an initial ADC data

conversion (ADC SS high to active low) to the beginning of the next ADC data conversion (ADC SS high to active low). Show the measurements and report the result as samples/second fs. Measure the time for each of the components of this data acquisition sequence. That is, the measured time for ADC conversion (ADC SS active low to high), DAC conversion (DAC SS active low to high) and the remaining tme as overhead of the single task application.

**Task 2**. Next reconfigure this single task, standalone operating system application as two tasks, AD1task and DA2task, within FreeRTOS. You are to use a *queue* function to transfer data for *straight-through* operation between the two tasks in sequence AD1task > DACtask. Repeat the measurements of the sampled data throughput rate as given in Task 1. Comment on the performance difference between Task 1 and Task 2.

**Task 3**. The second Laboratory task is to insert a third task FIRtask as the digital filter with FreeRTOS. The FIRtask will also uses a control and status signal (not shown) to coordinate data transfers. The task sequence then is AD1task > FIRtask > DACtask. The FIR filter is that which you implemented in Lab 5. Repeat the measurements of the sampled data throughput rate as given in Task 1. Comment on the performance difference between Task 2 and Task 3.

You are to verify the frequency response of your FIR filter by direct measurements using Waveforms and compare the results to the calculated frequency response from the magnitude of the transfer function | H(z) |. Note that here, unlike Lab 5, the actual sampling rate fs is measured and used in the calculation for the frequency response where the sampling period Ts = 1 / fs.



The completed Laboratories should be archived on your laptop and will form the basis of SNAP Quizzes and Exams.

You are to use the *Project Report Format* posted on *Canvas*. You are to upload your *Report* to Canvas for time and date stamping to avoid a late penalty. This Laboratory is for the week of April 1<sup>st</sup> and April 8<sup>th</sup> and due no later than 11:59 PM Wednesday April 17<sup>th</sup>.

## main.c

```
//AD1PmodEx PmodAD1 ADC example ECE3622 c2019 Dennis Silage
#include "xparameters.h"
#include "xil io.h"
#include <stdio.h>
#include "platform.h"
#include "xil_printf.h"
#include "sleep.h"
//AD1Pmod from Address Editor in Vivado, first IP
#define AD1acq 0x43C00000 //AD1 acquisition
                                          - output
#define AD1dav
               0x43C00004 //AD1 data available - input
0x43C0000C //AD1 channel 2 data - input
#define AD1dat2
//DAC2Pmod from Address Editor in Vivado, second IP
#define DA2acq 0x43C10000 //DA2 acquisition
                                         - output
int main(void)
     int adcdav;
                   //ADC data available
     int dacdata1;//DAC channel 1 data
     int dacdata2;//DAC channel 2 data
                 //DAC data available
     int dacdav;
     xil printf("\n\rStarting AD1-DA2 Pmod demo test...\n");
                       //ADC stop acquire
     Xil Out32(AD1acq,0);
     adcdav=Xil_In32(AD1dav);  //ADC available?
     while(adcdav==1)
          adcdav=Xil In32(AD1dav);
     Xil_Out32(DA2acq,0);
                              //DAC stop acquire
     dacdav=Xil In32(DA2dav);
                              //DAC available?
     while(dacdav==1)
          dacdav=Xil In32(DA2dav);
     while (1)
```

```
{
             //ADC
                                       //ADC acquire
             Xil_Out32(AD1acq,1);
                                        //ADC data available?
             while (adcdav==0)
                    adcdav=Xil_In32(AD1dav);
             Xil_Out32(AD1acq,0);
                                                     //ADC stop acquire
             adcdata1=Xil_In32(AD1dat1);
                                                     //input ADC data
             adcdata2=Xil_In32(AD1dat2);
             while (adcdav==1)
                                                     //wait for reset
                    adcdav=Xil_In32(AD1dav);
                                                     //ADC -> DAC pass through
             dacdata1=adcdata1;
             dacdata2=adcdata2;
             //DAC
             Xil_Out32(DA2dat1, dacdata1);
                                                     //output DAC data
             Xil_Out32(DA2dat2, dacdata2);
             Xil_Out32(DA2acq,1);
                                                     //DAC acquire
             while (dacdav==0)
                                                     //DAC data output?
                    dacdav=Xil_In32(DA2dav);
             Xil_Out32(DA2acq,0);
                                                     //stop DAC acquire
             while(dacdav==1)
                                                     //wait for reset
                    dacdav=Xil_In32(DA2dav);
      }
}
```