
نماذج الاختبارات الشهرية



(17 /

Subject. C-O

Class, Level 2

- Q1- A- Fill the blanks with correct words:
- a. Each gate is defined in three ways: Louis corcut logic colution, and truth table b. Timing signals indicate the vailability of lata and pertermance information.
 - c. Clock : Used to synchronize operations.
 - d. The hierarchical nature of complex systems is essential to their tunction and their structure
- B- When the process was halting?

2) There is some errors occurs during the processing

& The it recive the instruction that turn off the computer.

O3- 1- Define each of the following Terms:

A- System interconnection provide pathyay between system modules to to transfer data between them.

B- Registers

it's allip-Plop that using to store instructions and partorm the operation it has two types 1) parallel register 2) Shifregister.

C- Gate:

It's acceivent that transfer the electrical signals in Zero-one form. (binary alight

2- Computer component top level veiw.?

د ما ق الورقة

Q3- Given the function: F(x,y,z)= xy'z + x'y'z + xyz, simplify the expression using Boolean algebra

identities and draw the logic diagram for the simplified expression?

نماذج الامتحانات النهائية

تجميع :

نور الجفري & فاطمة عاشور

Scanned with CamScanner



HADHRAMOUT UNIVERSITY COLLEGE OF COMPUTERS & INFORMATION TECHNOLOGY TEST (B)



Academic year: 2020-2021

Academic year: 2020-2021

Lecturer: Dr. Saced Mohammed Baneamoon

Level: Second


Subject: Computer Organization & Architecture

Department: IT (A موازي)

Time allowed: 60 Minutes

	Time allowed: 60 Minutes	
Name:	Total marks:	
A S:150		20


(1) Compare between RAM and EEPROM	r all question	<u>S</u> -		
-, - ompare between to the and EEPRON			7	(4 marks) 3
Mary Agrante Mar	ecceally			Example.
- EPROW		Smaller		
EPROM Nonvolouit l'Eve	Execonly	Larger	11 lower	Hard dis
		. Kindy	CEPI	Zom Ala
				Rom beytle
2) Assume:	7	**	-0-	107
- A processor has a set- associative mapped	d cache.		1316	(6 marks) 3
- Each content with 4 bytes long Index is 16 bits long.	ADDRESS LI	TALL IN T	1	
- Address is 4 bytes long	5 1 55 yard	Cent	1 tug . c	ent
- Number of contents in cache is 20.		Zbert	1	2bert
(a) What is the size of Tag?	*	10	1 6	
Address		<i>.</i>		
Address = Index + bag -				
				1
tag=				
(b) What is the size of cache for contents				
(a) What is the size of cache for contents	tent in eac	4/-		
Size of coch -	edoa A	Fach cou	tent	
Size of Cach=	7.14	f		
Douta 5/20	/.y5.J	oy.18		
Stord	• • • • • • • • • • • • • • • • • • • •	· · · · · f · · · · · · · · ·	•••••	
***************************************		• • • • • • • • • • • • • • • • • • • •		
THE PERSON NAMED IN THE PE	CONTRACTOR OF THE PARTY OF THE	THE RESERVE THE PARTY OF THE PA	THE RESERVE TO STATE OF THE PARTY OF THE PAR	
Correct interconnection buses between CPU a	nd I/O modules	as shown in Fig	nura 1	(4 manle) O
Correct interconnection buses between CPU a	nd I/O modules	as shown in Fig	gure 1.	(4 marks)
Berry	nd I/O modules	as shown in Fig	- · · · · ·	· Dara
Data Dara Read		land land	- · · · · ·	
Data Dara Read	Dura	land land	- · · · · ·	· Dara
Data Data Data CPU Interrupt I/O Write	> Road Durn	land land		1/0 Read
cad Crite CPU Interrupt I/O Write Address Address	> Road Durn	CPV		1/0 Peas
Data Data Data Read Read Write Address Address	> Road Durn	CPV		1/0 Peas
Data Data Data Data Read Write Address Address	> Road Durn	CPV		1/0 Peas
Data Data Data Read Read Write Address Address	> Road Durn	CPV		1/0 Peas



3) Draw the functional view of the computer? and show their possible operations that can be performed by computer? Apply one of these operations by using real component of computer?

<u>Question 3</u>: (15 + + 5 + 5 = 25 marks)

1) Consider the following logic circuit:




- 1) Derived an expression for the output of the logic circuit?
- 2) Write a truth table of the logic circuit?
- 3) Name each gate of the logic circuit
- 2) List أذكر two factors for increasing Microprocessor speed?
- 3) Plot ارسم a structure view of the computer?


Question 4: (8 + 8 + 9 = 25 marks)

- 1) Show the main structural components of a control unit?
- 2) Draw the memory hierarchy and show their parameters?
- 3) What is the best method of writing in cache memory? Why?

Good Luck

(Page 2 of 2)







HADHRAMOUT UNIVERSITY COLLEGE OF COMPUTERS & INFORMATION TECHNOLOGY FINAL EXAMINATION

Second Attempt



Academic year: 2018 - 2019

Day and Date: / July - 2019 Examiner: Dr. Socied Bancamoon

Time allowed: 2 Hours & 30 Minutes


Exam Semester: First

Department: CS & IT

Subject: Commuter Organization & Architecture

Answer all of the following questions:

Ouestion 1: (5 x 3 = 15 marks)



- 1) Name all gates are used in the given logic circuit?
- 2) Write the logic expression of the given logic circuit?

WENGLED CONTRACTOR TO A CONTRACTOR

3) Construct the truth table of the given logic circuit?

Question 2: (5 + 6 + 4 = 15 marks)

- I) List key concepts suggested by Von-Neumann in designing of computer architecture?
- 2) Illustrate by drawing the following:
 - 1. Computer component top-level view (structure).
 - 2. Data Storage function.
- 3) How are data organized in direct mapping of cache memory?

See page (2)->

Page 1 of 2

Question 3: (5+1= 15 marks)


- 1) Use Hamming error-correcting codes on 4-bit data in (1000) and data out with error (1100)?
- 2) The hypothetical machine has three instructions

0000: Load AC from Memory

0001: Store AC to Memory


0010: Load Memory to I/O buffer

and the instruction format as follows:




Instruction Farmer

- 1. Show the program execution (using the format of Figure 1) to transfer the value 0077 at 734 address into I/O buffer?
- 2. Determine step and type of execution for each execute cycle?
- 3. How many instruction cycles are performed to transfer the value 0077 at 734 address into I/O buffer?



Question 4: (6 + 9 + 9 = 25 marks)

1) Use the appropriate interconnection buses to connect the following four modules:



- 2) Compare between the following:
 - 1. Hard disk
- & Floppy disk
- 2. SRAM
- & DRAM
- 3. Hardwired program &
- & Software program
- 3) Determine the reason of the following:
 - 1. Interface (Controller).
 - 2. One address to pointed each Page.
 - 3. Direct Memory Access (DMA)

Good Luck

Page 2 of 2

FINAL EXAMINATION

Arademic year: 2008 - 2019

Day and Date: Flurnday / 3th January - 2019 Examiner: 2> Sound Mahamand Streetment Time allowed: 2 Story: A 30 Mounts Exem Semester: Second Level: Second (Sean Service) Department: C2 & ST Subject: Computer Organization & Scottments

Answer all of the following questions:

Question 1: (15 marks)

Consider the following expression:

expression:

$$(A+\overline{B}+C)+[(\overline{B},C)\oplus \overline{B}]$$

- 1) Draw the logic circuit represented by the given expression?
- 2) Name all gates are used in the logic circuit of the given expression?
- 3) Construct the truth table of the logic circuit in (1)?

Question 2: (9+6+9=25 marks)

- 1) Determine the reason of the following: because
 - 1. Interrupt driven technique.
 - 2. One address to pointed each Page. No. of noted as are
 - 3. Microprogram in control unit. Le confirmit Che Foottomity of contre and
- 2) Sketch all input and output lines for the I/O module, then connect it to the CPU unit?

10 Mobile



- 3)Compare between the following:
 - L CD
- & DVD
- 2. EEPROM
- & FLASH
- 3. Real memory
- & Virtual memory

1) Explain th	e real memory management?
2) Consider a	microprocessor with 4-bit address bus and 8-bit data bus:
	and the second
2. Calculate	a maximum memory size supported by the processor. a number cycles are required to transfer 3 bytes data into memory? Why?
3) Assume:	
	has a set-associative mapped cache.
- Data word	are 16 bits long. er of word can be stored in cache is 8 words.
- Tag is 8 bits	long. 9/16 41 4 18
- Address is 2	bytes.
What is the s	ize of Index and the size of this cache? 128
	6 + 4 = 15 marks) the frequency of main memory access by CPU?
	the frequency of main memory access by CPU?
How can reduce	ing the following:
How can reduce	ng the following:
How can reduce	ing the following:
How can reduce llustrate by drawi 1. SIMD (Pari 2. Memory hie	ng the following: allel Processing). Tranchy with its factors.
How can reduce llustrate by drawi 1. SIMD (Pari 2. Memory hie	ng the following:
How can reduce llustrate by drawi 1. SIMD (Pari 2. Memory hie	ng the following: allel Processing). Tranchy with its factors.
How can reduce llustrate by drawi 1. SIMD (Pari 2. Memory hie	ng the following: allel Processing). Tranchy with its factors.
How can reduce llustrate by drawi 1. SIMD (Pari 2. Memory hie	ng the following: allel Processing). Tranchy with its factors.
How can reduce llustrate by drawi 1. SIMD (Pari 2. Memory hie	ng the following: allel Processing). Tranchy with its factors.
How can reduce llustrate by drawi 1. SIMD (Pari 2. Memory hie	ng the following: allel Processing). Tranchy with its factors.

(Page 2 of 2)