

# Lab 3 – Adder

Gamage G.G.T.A. – 210175C

## 1. Lab task:-

Designing a 4-bit Ripple Carry Adder(RCA).

First, we created a Half Adder. Then used it to create a Full adder. Then added full adder to IP catalogue so we can use it as an IP block. After that we created the 4-bit Ripple Carry Adder using FA blocks. Then ran simulation on it to make sure it functions correctly.

Truth tables

A	B	sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


$$\text{Sum} = A \oplus B$$

$$\text{Carry} = A.B$$

$$\begin{aligned}
 \text{Sum} &= A'.B'.C_{in} + A'.B.C_{in}' + A.B'.C_{in}' + A.B.C_{in} \\
 &= A'(B'.C_{in} + B.C_{in}') + A(B'.C_{in}' + B.C_{in}) \\
 &= A \oplus B \oplus C_{in}
 \end{aligned}$$

$$\begin{aligned}
 C_{out} &= A'.B.C_{in} + A.B.C_{in}' + A.B'.C_{in} + A.B.C_{in} \\
 &= A.B + C_{in}(A \oplus B)
 \end{aligned}$$

A	B	C <sub>in</sub>	Sum	C <sub>out</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1



LAB3 - [C:\Users\workshop\Desktop\LAB3\LAB3.spr] - Vivado 2018.2.1

File Edit Flow Tools Reports Window Layout View Help Quick Access

Synthesis and Implementation Out-of-date details

Default Layout

Flow Navigator

ELABORATED DESIGN - xc7a35tqpg236-1 (active)

Project Summary Schematic (2) Basys3Labs.xdc

C:\Users\workshop\Desktop\LAB3\LAB3.srcs\constraints\_1\imports\Downloads\Basys3Labs.xdc

```

10:
11: #Switcher
12: set_property PACKAGE_PIN V17 [get_ports {A0}]
13: set_property IOSTANDARD LVCMOS33 [get_ports {A0}]
14: set_property PACKAGE_PIN V14 [get_ports {A1}]
15: set_property IOSTANDARD LVCMOS33 [get_ports {A1}]
16: set_property PACKAGE_PIN W16 [get_ports {A2}]
17: set_property IOSTANDARD LVCMOS33 [get_ports {A2}]
18: set_property PACKAGE_PIN W17 [get_ports {A3}]
19: set_property IOSTANDARD LVCMOS33 [get_ports {A3}]
20: set_property PACKAGE_PIN W15 [get_ports {B0}]
21: set_property IOSTANDARD LVCMOS33 [get_ports {B0}]
22: set_property PACKAGE_PIN V18 [get_ports {B1}]
23: set_property IOSTANDARD LVCMOS33 [get_ports {B1}]
24: set_property PACKAGE_PIN W14 [get_ports {B2}]
25: set_property IOSTANDARD LVCMOS33 [get_ports {B2}]
26: set_property PACKAGE_PIN W13 [get_ports {B3}]
27: set_property IOSTANDARD LVCMOS33 [get_ports {B3}]
28: set_property PACKAGE_PIN V2 [get_ports {C_in}]
29: set_property IOSTANDARD LVCMOS33 [get_ports {C_in}]
30: #set_property PACKAGE_PIN V3 [get_ports {sw[0]}]
31: #set_property IOSTANDARD LVCMOS33 [get_ports {sw[0]}]
32: #set_property PACKAGE_PIN V10 [get_ports {sw[1]}]
33: #set_property IOSTANDARD LVCMOS33 [get_ports {sw[1]}]
34: #set_property PACKAGE_PIN A3 [get_ports {sw[10]}]
35: #set_property IOSTANDARD LVCMOS33 [get_ports {sw[10]}]
36: #set_property PACKAGE_PIN W2 [get_ports {sw[12]}]
37: #set_property IOSTANDARD LVCMOS33 [get_ports {sw[12]}]
38: #set_property PACKAGE_PIN B1 [get_ports {sw[13]}]
39: #set_property IOSTANDARD LVCMOS33 [get_ports {sw[13]}]
40: #set_property PACKAGE_PIN T1 [get_ports {sw[14]}]
41: #set_property IOSTANDARD LVCMOS33 [get_ports {sw[14]}]
42: #set_property PACKAGE_PIN A0 [get_ports {sw[15]}]
43: #set_property IOSTANDARD LVCMOS33 [get_ports {sw[15]}]
44:
45:
46: # LSCB
47: set_property PACKAGE_PIN T16 [get_ports {S0}]
48: set_property IOSTANDARD LVCMOS33 [get_ports {S0}]
49: set_property PACKAGE_PIN E19 [get_ports {S1}]
50: set_property IOSTANDARD LVCMOS33 [get_ports {S1}]
51: set_property PACKAGE_PIN T13 [get_ports {S2}]
52: set_property IOSTANDARD LVCMOS33 [get_ports {S2}]
53: set_property PACKAGE_PIN V19 [get_ports {S3}]
54:
55:

```

To Console Messages Log Reports Design Runs

1.0 Insert IOC

EN 944 3/17/2023

LAB3 - [C:/Users/workshop/Desktop/LAB3/LAB3.xpr] - Vivado 2018.2.1

File Edit Flow Tools Reports Window Layout View Help Quick Access

Synthesis and Implementation Out-of-date details

Flow Navigator ELABORATED DESIGN - xc7a35tpeg236-1 (active)

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog
- Package IP
- IP INTEGRATOR
  - Create Block Design
  - Open Block Design
  - Generate Block Design
- SIMULATION
  - Run Simulation
- RTL ANALYSIS
  - Open Elaborated Design
    - Report Methodology
    - Report DRC
    - Report Noise
  - Schematic
- SYNTHESIS
  - Run Synthesis
  - Open Synthesized Design
- IMPLEMENTATION
  - Run Implementation
  - Open Implemented Design
- PROGRAM AND DEBUG
  - Generate Bitstream
  - Open Hardware Manager

Sources x Netlist

Source File Properties

- Design Sources (2)
  - RCA\_4 Behavioral (RCA\_4.vhd) (4)
    - FA\_0 : FA(Behavioral) (FA.vhd) (2)
    - FA\_1 : FA(Behavioral) (FA.vhd) (2)
    - FA\_2 : FA(Behavioral) (FA.vhd) (2)
    - FA\_3 : FA(Behavioral) (FA.vhd) (2)
  - IP-XACT (1)
    - component.xml
- Constraints (1)
  - constraints\_1 (1)
    - Banys3 Labs.xdc
- Simulation Sources (3)
  - sim\_1 (3)
    - TB\_4\_RCA(Behavioral) (TB\_4\_RCA.vhd) (1)
      - UIT : RCA\_4(Behavioral) (RCA\_4.vhd) (4)
    - TB\_FA(Behavioral) (TB\_FA.vhd) (1)
    - TB\_HA(Behavioral) (TB\_HA.vhd) (1)

Hierarchy Libraries Compile Order

Tcl Console Messages Log Reports Design Runs

Project Summary x TB\_4\_RCA.vhd x Banys3 Labs.xdc x RCA\_4.vhd x Package IP - FA x

Packaging Steps

- Identification
- Compatibility
- File Groups
- Customization Parameters
- Ports and Interfaces
- Addressing and Memory
- Customization GUI
- Review and Package

Identification

Vendor: cemscleng local

Library: user

Name: FA

Version: 1.0

Display name: FA\_v1\_0

Description: FA\_v1\_0

Vendor display name:

Company url:

Root directory: c:/Users/workshop/Desktop/LAB3/LAB3/srcs

Xml file name: c:/Users/workshop/Desktop/LAB3/LAB3/srcs/component.xml

Categories

+ - ? \$

AUserIP

Sources x Netlist ? \_ □ □

Q | < | > | + | ? | 0 | ⚙

Design Sources (2)

- ▼ RCA\_4(Behavioral) (RCA\_4.vhd) (4)
  - ▼ FA\_0 : FA(Behavioral) (FA.vhd) (2)
    - HA\_0 : HA(Behavioral) (HA.vhd)
    - HA\_1 : HA(Behavioral) (HA.vhd)
  - ▼ FA\_1 : FA(Behavioral) (FA.vhd) (2)
    - HA\_0 : HA(Behavioral) (HA.vhd)
    - HA\_1 : HA(Behavioral) (HA.vhd)
  - ▼ FA\_2 : FA(Behavioral) (FA.vhd) (2)
    - HA\_0 : HA(Behavioral) (HA.vhd)
    - HA\_1 : HA(Behavioral) (HA.vhd)
  - ▼ FA\_3 : FA(Behavioral) (FA.vhd) (2)
    - HA\_0 : HA(Behavioral) (HA.vhd)
    - HA\_1 : HA(Behavioral) (HA.vhd)
- ▼ IP-XACT (1)
  - component.xml
- ▼ Constraints (1)
  - ▼ constrs\_1 (1)
    - Basys3Labs.xdc
- ▼ Simulation Sources (3)
  - ▼ sim\_1 (3)
    - ▼ TB\_4\_RCA(Behavioral) (TB\_4\_RCA.vhd) (1)
      - > UUT : RCA\_4(Behavioral) (RCA\_4.vhd) (4)
    - ▼ TB\_FA(Behavioral) (TB\_FA.vhd) (1)
      - > UUT : FA(Behavioral) (FA.vhd) (2)
    - ▼ TB\_HA(Behavioral) (TB\_HA.vhd) (1)
      - UUT : HA(Behavioral) (HA.vhd)

Hierarchy Libraries Compile Order



LAB3 - [C:/Users/workshop/Desktop/LAB3/LAB3.xpr] - Vivado 2018.2.1

File Edit Flow Tools Reports Window Layout View Run Help Quick Access

Synthesis and Implementation Out-of-date details

Flow Navigator

- PROJECT MANAGER
  - Settings
  - Add Sources
  - Language Templates
  - IP Catalog
  - Package IP
- IP INTEGRATOR
  - Create Block Design
  - Open Block Design
  - Generate Block Design
- SIMULATION
  - Run Simulation
- RTL ANALYSIS
  - Open Elaborated Design
    - Report Methodology
    - Report DRC
    - Schematic
- SYNTHESIS
  - Run Synthesis
  - Open Synthesized Design
- IMPLEMENTATION
  - Run Implementation
  - Open Implemented Design
- PROGRAM AND DEBUG
  - Generate Bitstream
  - Open Hardware Manager

Scope Sources Objects

Scope: Design U... Block Type

Objects:

Name	Value	Data Type
U0_A0	1	Logic
U0_A1	1	Logic
U0_A2	1	Logic
U0_A3	0	Logic
U0_B0	1	Logic
U0_B1	0	Logic
U0_B2	1	Logic
U0_B3	0	Logic
U0_C_in	0	Logic
U0_S0	0	Logic
U0_S1	0	Logic
U0_S2	1	Logic
U0_S3	1	Logic
U0_C_out	0	Logic

Tcl Console

INFO: [Project 1-111] Unisim Transformation Summary:  
No Unisim elements were transformed.

RTL Elaboration Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 ; Memory (MB): peak = 1322.094 ; gain = 459.230  
If Info: 1 Warning, 0 Critical Warnings and 0 Errors encountered.

LAB3 - [C:/Users/workshop/Desktop/LAB3/LAB3.xpr] - Vivado 2018.2.1

File Edit Flow Tools Reports Window Layout View Run Help Quick Access

Synthesis and Implementation Out-of-date details

Flow Navigator

- PROJECT MANAGER
  - Settings
  - Add Sources
  - Language Templates
  - IP Catalog
  - Package IP
- IP INTEGRATOR
  - Create Block Design
  - Open Block Design
  - Generate Block Design
- SIMULATION
  - Run Simulation
- RTL ANALYSIS
  - Open Elaborated Design
    - Report Methodology
    - Report DRC
    - Schematic
- SYNTHESIS
  - Run Synthesis
  - Open Synthesized Design
- IMPLEMENTATION
  - Run Implementation
  - Open Implemented Design
- PROGRAM AND DEBUG
  - Generate Bitstream
  - Open Hardware Manager

Scope Sources Objects

Scope: Design U... Block Type

Objects:

Name	Value	Data Type
U0_A0	1	Logic
U0_A1	1	Logic
U0_A2	1	Logic
U0_A3	0	Logic
U0_B0	1	Logic
U0_B1	0	Logic
U0_B2	1	Logic
U0_B3	0	Logic
U0_C_in	0	Logic
U0_S0	0	Logic
U0_S1	0	Logic
U0_S2	1	Logic
U0_S3	1	Logic
U0_C_out	0	Logic

Tcl Console

INFO: [Project 1-111] Unisim Transformation Summary:  
No Unisim elements were transformed.

RTL Elaboration Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 ; Memory (MB): peak = 1322.094 ; gain = 459.230  
If Info: 1 Warning, 0 Critical Warnings and 0 Errors encountered.

LAB3 - [C:/Users/workshop/Desktop/LAB3/LAB3.xpr] - Vivado 2018.2.1

File Edit Flow Tools Reports Window Layout View Run Help Quick Access

Synthesis and Implementation Out-of-date details

Flow Navigator

- PROJECT MANAGER
  - Settings
  - Add Sources
  - Language Templates
  - IP Catalog
  - Package IP
- IP INTEGRATOR
  - Create Block Design
  - Open Block Design
  - Generate Block Design
- SIMULATION
  - Run Simulation
- RTL ANALYSIS
  - Open Elaborated Design
    - Report Methodology
    - Report DRC
    - Schematic
- SYNTHESIS
  - Run Synthesis
  - Open Synthesized Design
- IMPLEMENTATION
  - Run Implementation
  - Open Implemented Design
- PROGRAM AND DEBUG
  - Generate Bitstream
  - Open Hardware Manager

Scope Sources Objects

Scope: Design U... Block Type

Objects:

Name	Value	Data Type
U0_A0	1	Logic
U0_A1	1	Logic
U0_A2	1	Logic
U0_A3	0	Logic
U0_B0	1	Logic
U0_B1	0	Logic
U0_B2	1	Logic
U0_B3	0	Logic
U0_C_in	0	Logic
U0_S0	0	Logic
U0_S1	0	Logic
U0_S2	1	Logic
U0_S3	1	Logic
U0_C_out	0	Logic


Tcl Console


INFO: [Project 1-111] Unisim Transformation Summary:  
No Unisim elements were transformed.


RTL Elaboration Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 ; Memory (MB): peak = 1322.094 ; gain = 459.230  
If Info: 1 Warning, 0 Critical Warnings and 0 Errors encountered.











Some of the input combinations result in a carry bit. So we can't represent that by only 4 LEDs, because they represent only the 4bits of the result. So we need LD15 to represent the carry bit.

## Conclusion

We learned that we can create 4 bit adder using FAs. And also we can create even larger adders using FAs.