



Document History

Ver. Rel. No.	Release Date	Prepared. By	Reviewed By	Approved By	Remarks/Revision Details
1.0	24-12-20	Reethu M		Dr. Vivek K and Bhargav N	
1.1	28-12-20	Reethu M		Dr. Vivek K and Bhargav N	
1.2	29-12-20	Reethu M		Dr. Vivek K and Bhargav N	



Contents

1. ACTIVITY 1	
LINKER SCRIPT	
Make file	6
MAKE FILESTARTUP	6
2. ACTIVITY 2	
Header File	
2.1 MCU Specific Header File	
2.2 GPIO Driver File	12
2.3 SOURCE FILE	14
ACTIVITY 3	18
MINIPROJECT	18
GITHUB LINK	
REFERENCES	10



Table of Figures

Figure 1 Makefile	6
Figure 2 Startup	6
Figure 3 Output files	7



1. Activity 1

Linker Script

```
ENTRY(Reset_Handler)
MEMORY
  FLASH(rx):ORIGIN =0x08000000, LENGTH =1024K
  SRAM(rwx):ORIGIN =0x20000000, LENGTH =128K
SECTIONS
  .text :
  {
   *(.isr_vector)
   *(.text)
    *(.text.*)
    *(.init)
    *(.fini)
    *(.rodata)
    *(.rodata.*)
    . = ALIGN(4);
  _etext = .;
}> FLASH
  _la_data = LOADADDR(.data);
  .data :
  {
   _sdata = .;
*(.data)
   *(.data.*)
    . = ALIGN(4);
  _edata = .;
}> SRAM AT> FLASH
  .bss :
  {
   _sbss = .;
     _bss_start__ = _sbss;
   *(.bss)
    * (.bss.*)
    * (COMMON)
    . = ALIGN(4);
    _ebss = .;
    __bss_end_
                = _ebss;
      . = ALIGN(4);
    end = .;
     _end__ = .;
  }> SRAM
}
```



Make file

Main.c code

```
#include<stdio.h>
int main(){
//printf("hello world\n");
return 0;
}
```

```
99003171@EESBLRW163 MINGW64 ~/desktop/embedded

$ make
arm-none-eabi-gcc -c -mcpu=cortex-m4 -mthumb -mfloat-abi=soft -std=gnu11 -Wall -00 -o main.o main.c
arm-none-eabi-gcc -c -mcpu=cortex-m4 -mthumb -mfloat-abi=soft -std=gnu11 -Wall -00 -o stm32_startup.o stm32_startup.c
arm-none-eabi-gcc -c -mcpu=cortex-m4 -mthumb -mfloat-abi=soft -std=gnu11 -Wall -00 -o syscalls.o syscalls.c
arm-none-eabi-gcc -mcpu=cortex-m4 -mthumb -mfloat-abi=soft --specs=nano.specs -T stm32_ls.ld -Wl,-Map=final.map -o final.elf main.o stm32_startup.o syscalls.o

99003171@EESBLRW163 MINGW64 ~/desktop/embedded
```

Figure 1 Makefile

Startup

```
003171@EESBLRW163
 arm-none-eabi-objdump.exe -h stm32_startup.o
stm32_startup.o:
                        file format elf32-littlearm
Sections:
                                                         File
    .text
                    00000090
                                 00000000
                                            00000000
                                                         00000034
                                ALLOC, LOAD, RELOC
00000000 00000000
                     CONTENTS,
                                               RELOC,
                                                         READONLY
   .data
                     00000000
                                                         000000c4
                                ALLOC, LOAD, DATA
00000000 00000000
                     CONTENTS,
   .bss
                    00000000
                                                         000000c4
                     ALLOC
                    00000188
                                                        000000c4
    .isr_vector
                                00000000
                                            00000000
                                ALLOC, LOAD, RELOC
00000000 00000000
                    CONTENTS,
                                                         0000024c
    .comment
                    0000004e
    CONTENTS,
.ARM.attributes 0000002e
                                READONLY
                                   00000000
                                               00000000
                                                           0000029a
                    CONTENTS,
                                READONLY
 9003171@EESBLRW163 MINGW64 ~/desktop/embedded
```

Figure 2 Startup






Figure 3 Output files



2. Activity 2

Header File

2.1 MCU Specific Header File

```
* STM32F4xx.h => MCU specific header file =>driver level
* Created on: <u>Dec</u> 28, 2020
    Author: 99003171
#ifndef INC_STM32F4XX_H_
#define INC STM32F4XX H
#include<stdint.h>
#define vo volatile
//defining macros for the various memories
#define FLASHADDR 0x08000000U
#define SRAM1 ADDR 0x 20000000U
#define SRAM2ADDR 0x2001C000U
#define SRAMADDR SRAM1 ADDR //same as SRAM1
#define ROM BASEADDR 0x 1FFF0000U
//defining macros for the various buses
#define APB1_BASEADDR 0x40000000U
#define APB2_BASEADDR 0x40010000U
#define AHB1_BASEADDR 0x40020000U
#define AHB2_BASEADDR 0x50000000U
#define PERI_BASEADDR APB1_BASEADDR //peripheral base address
//#define AHB3ADDR 0x60000000U
//defining macros for peripherals hanging on to AHB1 bus
#define GPIOA_BASEADDR (AHB1_BASEADDR + (0x0000U)) //GPIO Peripherals
#define GPIOB_BASEADDR (AHB1_BASEADDR + (0x0400U))
#define GPIOC_BASEADDR (AHB1_BASEADDR + (0x0800U))
#define GPIOD_BASEADDR (AHB1_BASEADDR + (0x0C00U))
#define GPIOE_BASEADDR (AHB1_BASEADDR+(0x1000U))
#define GPIOF_BASEADDR (AHB1_BASEADDR + (0x1400U))
#define GPIOG BASEADDR (AHB1 BASEADDR + (0x1800U))
#define GPIOH BASEADDR (AHB1 BASEADDR + (0x1C00U))
#define GPIOI BASEADDR (AHB1 BASEADDR + (0x2000U))
#define RCC BASEADDR (AHB1 BASEADDR + (0x3800U))
//defining macros for peripherals hanging on to AHB2 bus
//NONE
//defining macros for peripherals hanging on to APB 1 bus
```



```
#define SPI2_BASEADDR (APB1_BASEADDR + (0x3800U)) //SPI peripheral
#define SPI3_BASEADDR (APB1_BASEADDR + (0x3C00U))
#define USART2 BASEADDR (APB1 BASEADDR + (0x4400U)) //USART peripheral
#define USART3_BASEADDR (APB1_BASEADDR+(0x4800U))
#define UART4_BASEADDR (APB1_BASEADDR + (0x4C00U)) //UART peripheral
#define UART5_BASEADDR (APB1_BASEADDR + (0x5000U))
#define I2C1_BASEADDR (APB1_BASEADDR + (0x5400U)) //I2C peripheral
#define I2C2_BASEADDR (APB1_BASEADDR + (0x5800U))
#define I2C3 BASEADDR (APB1 BASEADDR + (0x5C00U))
#define TIM2 BASEADDR (APB1 BASEADDR+(0x0000U))//Timer peripheral
#define TIM3 BASEADDR (APB1 BASEADDR + (0x0400U))
#define TIM4_BASEADDR (APB1_BASEADDR+(0x0800U))
#define TIM5 BASEADDR (APB1 BASEADDR + (0x0C00U))
#define TIM6_BASEADDR (APB1_BASEADDR+(0x1000U))
#define TIM7 BASEADDR (APB1 BASEADDR + (0x1400U))
#define TIM12 BASEADDR (APB1 BASEADDR + (0x1800U))
#define TIM13_BASEADDR (APB1_BASEADDR + (0x1C00U))
#define TIM14 BASEADDR (APB1 BASEADDR + (0x2000U))
//defining macros for peripherals hanging on to APB2 bus
#define SPI1 BASEADDR (APB2 BASEADDR + (0x3000U)) //SPI peripheral
#define USART1 BASEADDR (APB2 BASEADDR+(0x1000U))//USART peripheral
#define USART6 BASEADDR (APB2 BASEADDR+(0x0000U))
//#define ADC1-ADC2-ADC3 BASEADDR (APB2 BASEADDR + (0x2000U))//ADC peripheral
#define TIM1_BASEADDR (APB2_BASEADDR + (0x2000U))// Timer peripheral
#define TIM8 BASEADDR (APB2 BASEADDR + (0x0400U))
#define TIM9 BASEADDR (APB2 BASEADDR + (0x4000U))
#define TIM10 BASEADDR (APB2 BASEADDR + (0x4400U))
#define TIM11 BASEADDR (APB2 BASEADDR + (0x4800U))
//defining macros for GPIO Peripheral registers
//#define GPIOA_ODR_BASEADDR
                                  (AHB1\_BASEADDR + (0x0000U) + (0x0014U))
typedef struct
{ // at port level definitions
__vo uint32_t MODER; // Address offset: 0x00
__vo uint32_t OTYPER;// Address offset: 0x04
__vo uint32_t OSPEEDR;// Address offset: 0x08
vo uint32 t PUPDR; // Address offset: 0x0C
__vo uint32_t IDR;// Address offset: 0x10
__vo uint32_t ODR; // Address offset: 0x14
__vo uint32_t BSRRL;// Address offset: 0x18
__vo uint32_t BSRRH; // Address offset: 0x1A
```



```
__vo uint32_t LCKR; // Address offset: 0x1C
 vo uint32_t AFR [2]; // AFR[0] - AFR Low registers, AFR[1] - AFR high registers // Address offset: 0x20-0x24
} GPIO_Reg_def_t;
//Reg def t*pGPIOA=(Reg def t*)GPIOA BASEADDR;//==#define GPIOA
((Reg_def_t*)GPIOA_BASEADDR)
#define GPIOA ((GPIO_Reg_def_t*)GPIOA_BASEADDR)
#define GPIOB ((GPIO_Reg_def_t*)GPIOB_BASEADDR)
#define GPIOC ((GPIO_Reg_def_t*)GPIOC_BASEADDR)
#define GPIOD ((GPIO_Reg_def_t*)GPIOD_BASEADDR)
#define GPIOE ((GPIO_Reg_def_t*)GPIOE_BASEADDR)
#define GPIOF ((GPIO_Reg_def_t*)GPIOF_BASEADDR)
#define GPIOG((GPIO_Reg_def_t*)GPIOG_BASEADDR)
#define GPIOH ((GPIO Reg def t*)GPIOH BASEADDR)
#define GPIOI ((GPIO_Reg_def_t*)GPIOI_BASEADDR)
// defining macros for RCC peripheral registers
typedef struct
__vo uint32_t CR;
vo uint32 t PLLCFGR;
vo uint32 t CFGR;
__vo uint32_t CIR;
vo uint32 t AHB1RSTR;
__vo uint32_t AHB2RSTR;
 vo uint32 t AHB3RSTR;
uint32 tRESERVED0;
__vo uint32_t APB1RSTR;
__vo uint32_t APB2RSTR;
uint32 t Reserved1[2];
__vo uint32_t AHB1ENR;
__vo uint32_t AHB2ENR;
vo uint32 t AHB3ENR;
uint32 tRESERVED2;
__vo uint32_t APB1ENR;
 _vo uint32_t APB2ENR;
uint32_t RESER VED3[2];
__vo uint32_t AHB1LPENR;
__vo uint32_t AHB2LPENR;
__vo uint32_t AHB3LPENR;
uint32_t RESERVED4;
__vo uint32_t APB1LPENR;
__vo uint32_t APB2LPENR;
uint32 t RESERVED5[2];
__vo uint32_t BDCR;
 _vo uint32_t CSR;
uint32_t RESERVED6[2];
__vo uint32_t SSCGR;
__vo uint32_t PLLI2SCFGR;
__vo uint32_t PLLSAICFGR;
__vo uint32_t DCKCFGR;
```



```
} RCC_Reg_def_t;
           #define RCC1 ((RCC_Reg_def_t*)0x4002 3800)
           #define RCC2 ((RCC Reg def t*)0x4002 3800)
           #define RCC3 ((RCC Reg def t*)0x4002 3800)
           #define RCC4 ((RCC_Reg_def_t*)0x4002 3800)
           #define RCC5 ((RCC_Reg_def_t*)0x4002 3800)
           #define RCC6 ((RCC_Reg_def_t*)0x4002 3800)
           #define RCC7 ((RCC_Reg_def_t*)0x4002 3800)
           #define RCC8 ((RCC Reg def t*)0x4002 3800)
           #define RCC9 ((RCC_Reg_def_t*)0x4002 3800)
           #define RCC10 ((RCC_Reg_def_t*)0x40023800)
           #define RCC11 ((RCC_Reg_def_t*)0x40023800)
           #define RCC12 ((RCC_Reg_def_t*)0x40023800)
           #define RCC13 ((RCC Reg def t*)0x40023800)
           #define RCC14 ((RCC Reg def t*)0x40023800)
           #define RCC15 ((RCC_Reg_def_t*)0x40023800)
           #define RCC16 ((RCC_Reg_def_t*)0x40023800)
#define RCC17 ((RCC_Reg_def_t*)0x40023800)
           #define RCC18 ((RCC_Reg_def_t*)0x40023800)
           #define RCC19 ((RCC Reg def t*)0x40023800)
           #define RCC20 ((RCC_Reg_def_t*)0x40023800)
           #define RCC21 ((RCC_Reg_def_t*)0x40023800)
           #define RCC22 ((RCC_Reg_def_t*)0x40023800)
           #define RCC23 ((RCC_Reg_def_t*)0x40023800)
           #define RCC24 ((RCC Reg def t*)0x40023800)
           #define RCC25 ((RCC Reg def t*)0x40023800)
           #define RCC((RCC_Reg_def_t*)RCC_BASEADDR)
           //GPIO clock enable
           #define GPIOA pclock enable()(RCC->AHB1ENR|=(1<<0))
           #define GPIOB pclock enable() (RCC->AHB1ENR |=(1<<1))
           #define GPIOC pclock enable() (RCC->AHB1ENR |=(1<<2))
           #define GPIOD pclock enable()(RCC->AHB1ENR |=(1<<3))
           #define GPIOE_pclock_enable() (RCC->AHB1ENR |=(1<<4))
           #define GPIOF_pclock_enable() (RCC->AHB1ENR |=(1<<5))
           #define GPIOG_pclock_enable() (RCC->AHB1ENR |=(1<<6))
           #define GPIOH_pclock_enable()(RCC->AHB1ENR|=(1<<7))
           #define GPIOI_pclock_enable()(RCC->AHB1ENR|=(1<<8))
           //GPIO peripheral clock disable macros
#define GPIOA_pclock_disable() do\{(RCC->AHB1RSTR|=(1<<0)); (RCC->AHB1RSTR &=~(1<<0)); \} while(0)
#define GPIOB_pclock_disable()
                              do\{(RCC->AHB1RSTR | = (1 << 0)); (RCC->AHB1RSTR & = ~(1 << 0)); \} while(0)
#define GPIOC_pclock_disable()
                              do\{(RCC->AHB1RSTR|=(1<<0));(RCC->AHB1RSTR\&=\sim(1<<0));\} while(0)
#define GPIOD_pclock_disable()
                              do\{(RCC->AHB1RSTR|=(1<<0)); (RCC->AHB1RSTR &= \sim (1<<0)); \} while (0)
#define GPIOE pclock disable()
                              do\{(RCC->AHB1RSTR |= (1 << 0)); (RCC->AHB1RSTR &= ~(1 << 0)); \} while(0)
#define GPIOF_pclock_disable()
                              do\{(RCC->AHB1RSTR | = (1 << 0)); (RCC->AHB1RSTR & = ~(1 << 0)); \} while(0)
#define GPIOG_pclock_disable() do\{(RCC->AHB1RSTR|=(1<<0)); (RCC->AHB1RSTR &=~(1<<0)); \} while(0)
#define GPIOH_pclock_disable() do\{(RCC->AHB1RSTR|=(1<<0)); (RCC->AHB1RSTR &=~(1<<0)); \} while(0)
#define GPIOI_pclock_disable() do { (RCC->AHB1RSTR = (1 << 0)); (RCC->AHB1RSTR &= \sim (1 << 0)); } while(0)
```



```
//important macro definitions
       #define ENABLE 1
       #define DISABLE 0
       #define GPIO Pin Set ENABLE
       #define GPIO_Pin_Reset DIABLE
       #include "STM32FXX_GPIO_DRIVER.h"
    #endif /* INC_STM32F4XX_H_*/
    2.2 GPIO Driver File
/*
* STM32Fxx_GPIO_DRIVER.h
  Created on: <u>Dec</u> 28, 2020
    Author: 99003171
#ifndef INC_STM32FXX_GPIO_DRIVER_H_
#define INC_STM32FXX_GPIO_DRIVER_H_
#include "STM32F4XX.h"
//GPIO Pin configuration
typedef struct
uint8_t GPIO_PinNumber;
uint8_t GPIO_PinMode;
uint8_t GPIO_PinSpeed;
uint8_t GPIO_PinPuPdControl;
uint8_t GPIO_PinOType;
uint8_t GPIO_PinAltFunMode;
}GPIO_Pin_Config_t;
// GPIO Handle Structure
typedef struct
   // pin definitions
GPIO Reg def t*pGPIOx;//this holds base address of GPIO port to which port belongs
GPIO_Pin_Config_t pin_config;//GPIO pin config setting
}GPIO_Handle_t;
// macros for pin numbers
#define GPIO_Pin_Number_00
#define GPIO Pin Number 11
#define GPIO_Pin_Number_22
#define GPIO Pin Number 33
#define GPIO Pin Number 44
#define GPIO_Pin_Number_55
#define GPIO_Pin_Number_66
```



```
#define GPIO_Pin_Number_77
#define GPIO Pin Number 88
#define GPIO_Pin_Number_99
#define GPIO Pin Number 1010
#define GPIO Pin Number 1111
#define GPIO_Pin_Number_1212
#define GPIO Pin Number 1313
#define GPIO_Pin_Number_1414
#define GPIO_Pin_Number_1515
// macros for pin modes
#define GPIO_PinMode_IN 0 // non interrupt modes
#define GPIO PinMode OUT 1
#define GPIO_PinMode_ALTFN 2
#define GPIO PinMode ANALOG3
#define GPIO PinMode IT FT 4 // falling edge triggered
#define GPIO_PinMode_IT_RT 5 // raising edge triggered
#define GPIO PinMode_IT_RFT 6 // falling & raising edge triggered
// macros for pin speed
#define GPIO Speed LOW 0 //low speed
#define GPIO_Speed_MEDIUM 1 //Medium speed
#define GPIO Speed FAST 2 // High Speed
#define GPIO Speed HIGH 3 // Very High speed
// macros for pin PUPD control
#define GPIO PinPuPdControl PUPD 0 // no pull up pull down
#define GPIO PinPuPdControl PU1//pullup
#define GPIO PinPuPdControl PD2//pulldown
#define GPIO PinPuPdControl Reserved 3 // reserved
// macros for pin OType
#define GPIO_PinOType_PP 0 //push pull
#define GPIO PinOType OD 1 //open drain
// GPIO driver API'S
//Peripheral clock setup
void GPIO_PeriClockControl(GPIO_Reg_def_t*pGPIOx, uint8_t EnorDi);
//Init and Deinit
void GPIO_Init(GPIO_Handle_t*pGPIOHandle);
void GPIO_DeInit(GPIO_Reg_def_t *pGPIOx);
//Data Read and Write
uint8 t GPIO ReadFromInputPin(GPIO Reg def t*pGPIOx, uint8 t PinNumber);
uint16_t GPIO_ReadFromInputPort(GPIO_Reg_def_t *pGPIOx);
void GPIO_WriteToOutputPin(GPIO_Reg_def_t*pGPIOx, uint8_t PinNumber, uint8_t Value);
void GPIO WriteToOutputPort(GPIO Reg def t*pGPIOx, uint16 tValue);
void GPIOToggleOutputPin(GPIO_Reg_def_t*pGPIOx, uint8_t PinNumber);
#endif /* INC_STM32FXX_GPIO_DRIVER_H_*/
```



2.3 Source File

```
* STM32Fxx_GPIO_DRIVER.c
* Created on: <u>Dec</u> 28, 2020
    Author: 99003171
#include "STM32FXX_GPIO_DRIVER.h"
// GPIO driver API'S
//Peripheral clock setup
void GPIO_PeriClockControl(GPIO_Reg_def_t*pGPIOx, uint8_t EnorDi)
       if(EnorDi == ENABLE)
                       if(pGPIOx == GPIOA)
                       GPIOA_pclock_enable();
                       elseif(pGPIOx = GPIOB)
                       GPIOB_pclock_enable();
                       else if(pGPIOx == GPIOC)
                       GPIOC_pclock_enable();
                       elseif(pGPIOx == GPIOD)
                       GPIOD_pclock_enable();
                       else if(pGPIOx == GPIOE)
                       GPIOE_pclock_enable();
                       else if(pGPIOx == GPIOF)
                       GPIOF_pclock_enable();
                       elseif(pGPIOx == GPIOG)
                       GPIOG_pclock_enable();
                       elseif(pGPIOx == GPIOH)
                       GPIOH_pclock_enable();
                       else if(pGPIOx = GPIOI)
                       GPIOI_pclock_enable();
```



```
else
                       if(pGPIOx == GPIOA)
                       GPIOA_pclock_disable();
                       else if(pGPIOx == GPIOB)
                       GPIOB_pclock_disable();
                       else if(pGPIOx == GPIOC)
                       GPIOC_pclock_disable();
                       else if(pGPIOx == GPIOD)
                       GPIOD_pclock_disable();
                       elseif(pGPIOx == GPIOE)
                       GPIOE_pclock_disable();
                       else if(pGPIOx == GPIOF)
                       GPIOF_pclock_disable();
                       elseif(pGPIOx == GPIOG)
                       GPIOG_pclock_disable();
                       elseif(pGPIOx == GPIOH)
                       GPIOH_pclock_disable();
                       else if(pGPIOx = GPIOI)
                       GPIOI_pclock_disable();
                       }
//Initialization and Deinitialization
void GPIO_Init(GPIO_Handle_t*pGPIOHandle)
//1.configuring the mode
uint32 t temp=0;
if(pGPIOHandle->pin_config.GPIO_PinMode <= GPIO_PinMode_ANALOG)//non interrupt modes</pre>
temp=pGPIOHandle->pin_config.GPIO_PinMode<<(2*pGPIOHandle->pin_config.GPIO_PinNumber);
pGPIOHandle->pGPIOx->MODER |= temp;
```



```
//2. configuring the speed
uint32_t temp1=0;
temp1=pGPIOHandle->pin_config.GPIO_PinSpeed<<(2*pGPIOHandle->pin_config.GPIO_PinNumber);
pGPIOHandle->pGPIOx->OSPEEDR |= temp1;
//3. configuring the pu pd control
uint32_t temp2=0;
temp2=pGPIOHandle->pin_config.GPIO_PinPuPdControl<<(2*pGPIOHandle->pin_config.GPIO_PinNumber);
pGPIOHandle->pGPIOx->PUPDR |= temp2;
//4. configuring the output type
uint32 t temp3=0;
temp3=pGPIOHandle->pin_config.GPIO_PinOType<<(pGPIOHandle->pin_config.GPIO_PinNumber);
pGPIOHandle->pGPIOx->OTYPER |= temp3;
//Alternate function
if(pGPIOHandle->pin_config.GPIO_PinMode==GPIO_PinMode_ALTFN)
uint32_t temp4,temp5;
temp4=pGPIOHandle->pin config.GPIO PinNumber/8;
temp5=pGPIOHandle->pin_config.GPIO_PinNumber%8;
pGPIOHandle->pGPIOx->AFR[temp4]|=pGPIOHandle->pin config.GPIO PinAltFunMode<<(4*temp5);
void GPIO_DeInit(GPIO_Reg_def_t *pGPIOx)
               if(pGPIOx == GPIOA)
               GPIOA_pclock_disable();
               else if(pGPIOx == GPIOB)
               GPIOB_pclock_disable();
               else if(pGPIOx == GPIOC)
               GPIOC_pclock_disable();
               else if(pGPIOx == GPIOD)
               GPIOD_pclock_disable();
               else if(pGPIOx == GPIOE)
               GPIOE_pclock_disable();
               else if(pGPIOx == GPIOF)
               GPIOF_pclock_disable();
```



```
elseif(pGPIOx == GPIOG)
               GPIOG_pclock_disable();
               else if(pGPIOx == GPIOH)
               GPIOH_pclock_disable();
               else if(pGPIOx == GPIOI)
               GPIOI_pclock_disable();
}
//Data Read and Write
uint8_t GPIO_ReadFromInputPin(GPIO_Reg_def_t *pGPIOx, uint8_t PinNumber)
uint8_t value;
value=(uint8_t)((pGPIOx->IDR>>PinNumber)*(0x00000001));
return value;
uint16_t GPIO_ReadFromInputPort(GPIO_Reg_def_t *pGPIOx)
uint16 t value1;
value1=(uint16_t)(pGPIOx->IDR);
return value1;
void GPIO_WriteToOutputPin(GPIO_Reg_def_t *pGPIOx, uint8_t PinNumber, uint8_t Value)
if(Value==GPIO_Pin_Set)
pGPIOx -> ODR |= (1 << PinNumber);
else
pGPIOx->ODR &= \sim(1<<PinNumber);
void GPIO_WriteToOutputPort(GPIO_Reg_def_t*pGPIOx, uint16_t Value)
pGPIOx -> ODR = Value;
void GPIOToggleOutputPin(GPIO_Reg_def_t *pGPIOx, uint8_t PinNumber)
pGPIOx -> ODR = pGPIOx -> ODR \land (1 << PinNumber);
```



Activity 3

MiniProject

```
workspace 1.5.0 - Mini Project 99003171/Core/Src/main.c - STM32CubeIDE
<u>F</u>ile <u>E</u>dit <u>S</u>ource Refactor <u>N</u>avigate Se<u>a</u>rch <u>P</u>roject <u>R</u>un <u>W</u>indow <u>H</u>elp
[ 🖰 ▼ 🖟 🐚 | 🗞 ▼ 🗞 ▼ 🚵 | ¼ | ∅ | ஜீ ▼ 🍪 ▼ 🗗 ▼ 🍪 ▼ | 😭 ▼ 💮 ▼ | 🏇 ▼ 🔘 ▼ | 🥭 🔗 ▼ | 💋 🚱 | 🗓 | ¶ | ♀ | 🧗 ▼ 🐎 ▼ | 👉 | 🚹 |
₱ 🖻 *main.c 🖾
  105
         while (1)
   106
          {
   107
              if (Flag_two == 1) //To check flag
   108
   109
                       HAL_GPIO_WritePin(led_out_GPIO_Port, led_out_Pin, Flag_two);
   110
                       HAL_Delay(10);
   111
   112
                      Sensor_InPut1 = HAL_GPIO_ReadPin(sensor_in_GPIO_Port, sensor_in_Pin);
   113
                       HAL_GPIO_WritePin(sensor_in_GPIO_Port, sensor_in_Pin, Sensor_InPut1);
   114
   115
                       HAL_ADC_Start(&haDc1);
   116
                                   if( HAL_ADC_PollForConversion(&haDc1, 5) == HAL_OK)
   117
   118
                                       ADC_VAL=HAL_ADC_GetValue(&haDc1);
   119
   120
                             HAL Delay(50);
   121
                           initialise_monitor_handles();
   122
                      if(ADC_VAL>=512)
   123
   124
                          printf("analog value is greater than 512: value is %ld\n",ADC_VAL);
   125
                         SpIDaTa1=Sensor_InPut1;
   126
                          printf("input sensor status : %d\n",Sensor_InPut1);
   127
                      }
   128
                      else
   129
                      {
   130
                          printf("analog value is less than 512\n");
   131
                         SpIDaTa1=2;
   132
   133
                     HAL_SPI_Transmit(&hsPi1, &SpIDaTa1, 1, 10);
   134
   135
                  else
   136
                       {
   137
                            HAL_GPIO_WritePin(led_out_GPIO_Port, led_out_Pin, Flag_two);
   138
                            HAL_Delay(10);
   139
                            HAL_GPIO_WritePin(sensor_in_GPIO_Port, sensor_in_Pin, 0);
   140
                       }
   141
          }
```

Github Link

Code files

https://github.com/99003171/Emb-C-code-files/tree/main/embedded

Miniproject

https://github.com/99003171/Embedded-miniproject



References

- [1] http://web.cs.iastate.edu/~smkautz/cs227s13/labs/lab6/page04.html
- [2]https://youtu.be/2Hm8eEHsgls
- [3] https://youtu.be/Bsq6P1B8JqI
- $\hbox{ \cite{thm:linear:l$