

ECS2039 FINAL PROJECT

MICHAEL LOUGHRAN 40327859



Contents

Introduction	1
1. The Accumulator Unit	2
1.1. Verilog for the Accumulator Unit	2
1.2. Waveform for the Accumulator Unit	2
1.3. Synthesis and Implementation for the Accumulator	3
1.4. RTL Schematic and Implementation Schematics for the Accumulator	3
2. The Read Only Memory Unit	4
2.1. Verilog for ROM	5
2.2. Waveform and Test bench for the ROM Unit	5
2.3. Synthesis and Implementation for the ROM	6
3. The Customized Subtraction Unit	6
3.1. Verilog for the Subtraction Unit	6
3.2. Post-Synthesis Functional and Implementation Timing Simulations for Subtraction Unit	6
4. Finite State Machine	8
4.1. Verilog for FSM	8
4.2. Behaviour Simulation Waveform for the FSM	8
4.3. RTL Schematic Schematics for the FSM	9
4.4. Post-Synthesis Functional and Post-Implementation Timing Simulations for FSM	10
Conclusion	10

INTRODUCTION

This project aims to develop a device using FPGA that will undergo the primary function of a self-checkout machine used in many stores in our modern world. To make this, we will use Xilinx's Vivado to write Verilog and test it, ensuring that it meets the required specification and produce reports and schematics of the design.

The code can be found using the following GitHub repository: [40327859 Final Project](#)

1. THE ACCUMULATOR UNIT

This Unit will require that when the user adds a new item, it will update the current amount required for the purchase.




FIGURE 1. Diagram showing adder followed by register

1.1. **Verilog for the Accumulator Unit.** The Verilog used for this is based upon **Figure 1** as shown below:

```

1 module Accumulator( clk, reset, xi, si);
2 input clk;
3 input reset;
4 input [15:0] xi;
5 output wire [15:0] si;
6 reg [15:0] n;
7 always @(posedge clk)
8 begin
9     if (reset)
10         n = 16'b0;
11     else
12         n = n + xi;
13     end
14 assign si = n;
15 endmodule

```

1.2. **Waveform for the Accumulator Unit.** To test the accumulator, we need to use the provided testbench, which was:

```

1 module Accumulator_Test;
2 reg clk_t, reset_t;
3 reg [15:0] value_t;
4 wire [15:0] sum_t;
5 Accumulator test(.clk(clk_t), .reset(reset_t), .xi(value_t), .si(sum_t));
6 always #10 clk_t = ~clk_t;
7 initial
8 begin
9     reset_t=1;
10    clk_t=0;
11    value_t=16'h8888;
12    #30;
13    reset_t=0;
14    value_t=16'h0001;
15    #30;
16    value_t=16'hffff;
17    #30;
18    value_t=16'h1111;
19    #30;
20    $stop;
21 end
22 endmodule

```

If we run a Behavioural simulation in Vivado, as shown in **Figure 2** we can see that $4369 + 4730 = 8739$ so this confirms that the Accumulator works correctly.




FIGURE 2. Screenshot showing the waveform of behavioural simulation of the Accumulator

1.3. Synthesis and Implementation for the Accumulator. If we run Synthesis and Implementation in Vivado, we get a waveform shown in **Figure 3**. The right part of the waveform is not shown. This is due to a timing delay when working with the actual hardware.




FIGURE 3. Screenshot of the waveform Post-Implementation Functional Simulation of the Accumulator

To compensate for this, we can add a delay of 100 ns which can be done in line 9 in the test bench provided in section 1.2. Which will produce the waveform shown in **Figure 4**




FIGURE 4. Screenshot of the waveform Post-Implementation Functional Simulation of the Accumulator

1.4. RTL Schematic and Implementation Schematics for the Accumulator. Using Vivado, we can produce the RTL schematic shown in **Figure 5**.




FIGURE 5. Image showing RTL schematic of the Accumulator

Similarly, we can produce the Implementation schematic shown in **Figure 6**




FIGURE 6. Image showing Implementation schematic of the Accumulator

Comparing both schematics, we can see that the implementation schematic is much larger and contains more components than RTL because Implementation looks at Gate level, which is a much lower abstraction hence the more features required in the schematic.

2. THE READ ONLY MEMORY UNIT

Now that the Accumulator has been completed, we need a way of storing the price of items. This can be accomplished by using a ROM, a code which will be then addressed to the ROM returning a value. We will use a 16-bit data field, giving a maximum value of $65535 = 2^{16}$, meaning the prices must be below this value. The Codes and prices are as follows:

TABLE 1. Codes for ROM

Code	Price
0	0
1	25
2	4
3	100
4	12
5	5
6	7
7	91
8	25
9	44
10	17
11	55
12	200
13	11
14	97
15	242

2.1. **Verilog for ROM.** Using the table provided we can incorporate this in Verilog, which is as shown:

```

1 module ROM(clk, address, data);
2   input clk;
3   input[3:0] address;
4   output reg[15:0] data;
5
6   always @ (posedge clk)
7   begin
8     case(address)
9       4'b0000: data = 0;
10      4'b0001: data = 25;
11      4'b0010: data = 4;
12      4'b0011: data = 100;
13      4'b0100: data = 12;
14      4'b0101: data = 5;
15      4'b0110: data = 7;
16      4'b0111: data = 91;
17      4'b1000: data = 25;
18      4'b1001: data = 44;
19      4'b1010: data = 17;
20      4'b1011: data = 55;
21      4'b1100: data = 200;
22      4'b1101: data = 11;
23      4'b1110: data = 97;
24      4'b1111: data = 242;
25      default: data = 0;
26    endcase
27  end
28 endmodule

```

2.2. **Waveform and Test bench for the ROM Unit.** The following testbench was used to produce a waveform for the ROM:

```

1 module ROM_Test();
2   reg clk_tb;
3   reg[3:0] address_tb;
4   wire[15:0] data_tb;
5   ROM test(.clk(clk_tb),.address(address_tb),.data(data_tb));
6   always #10 clk_tb = ~clk_tb;
7   initial begin
8     clk_tb = 0;
9     #100
10    address_tb = 4'b0000;
11    #30
12    address_tb = 4'b0001;
13    #30
14    address_tb = 4'b0010;
15    #30
16    address_tb = 4'b0011;
17    #30
18    address_tb = 4'b0100;
19    #30
20    address_tb = 4'b0101;
21    #30
22    address_tb = 4'b0110;
23    #30
24    address_tb = 4'b0111;
25    #30
26    address_tb = 4'b1000;
27    #30
28    address_tb = 4'b1001;
29    #30
30    address_tb = 4'b1010;
31    #30
32    address_tb = 4'b1011;
33    #30
34    address_tb = 4'b1100;
35    #30
36    address_tb = 4'b1101;
37    #30
38    address_tb = 4'b1110;
39    #30
40    address_tb = 4'b1111;
41    #30
42    $stop;
43  end
44 endmodule

```





FIGURE 8. Screenshot of the Post-Synthesis Functional Timing Simulation of the Subtraction Unit

The Post-Synthesis Functional Timing Simulation can be seen in **Figure 8**. Running the Post-Implementation Timing Simulations, we get as shown in **Figure 9**.




FIGURE 9. Screenshot of the Post-Implementation Timing Simulation of the Subtraction Unit

Within **Figure 9**, we can further zoom into the two blocks in around the 7 ns **Figure 11** and 57 ns **Figure 11**, which give the following:




FIGURE 10. Zoomed Screenshot of the Post-Implementation Timing Simulation of the Subtraction Unit around 7 ns




FIGURE 11. Zoomed Screenshot of the Post-Implementation Timing Simulation of the Subtraction Unit around 57 ns

When we Compare both simulations, we can see that Post-Implementation has some instability compared to the Post-Synthesis Simulation. This is because the simulation has implemented the design onto the selected hardware, which will consider real-world delays and disturbances. Nevertheless, the function is still correct in both instances.

4. FINITE STATE MACHINE

With the other modules created we need to instantiate them to that they will all work together accordingly. We will be using a rising edge clock and the system will be based on the Finite State Machine shown in **Figure 12**




FIGURE 12. Image showing the FSM of the Self Checkout Machine

4.1. Verilog for FSM. Which can be seen below:

```

1 module FSM (
2     input clk, reset, in,
3     input [3:0] code,
4     input [15:0] money,
5     output [15:0] balance, change,
6     output reg [1:0] state
7 );
8
9 parameter idle = 0, additems = 1, payment = 2;
10
11 wire [15:0] rom_data;
12 ROM rom_inst (
13     .clk(clk),
14     .address(code),
15     .data(rom_data)
16 );
17
18 wire [15:0] total_cost;
19 Accumulator accumulator_inst (
20     .clk(clk),
21     .reset(reset),
22     .xi((state == additems) ? rom_data : 16'b0),
23     .si(total_cost)
24 );
25
26 wire success;
27 Subtraction subtraction_inst (
28     .money(money),
29     .balance(total_cost),
30     .change(change),
31     .success(success)
32 );
33
34 always @(posedge clk or posedge reset) begin
35     if (reset) begin
36         state <= idle;
37     end else begin
38         case (state)
39             idle: begin
40                 if (in) state <= additems;
41             end
42             additems: begin
43                 if (in) state <= payment;
44             end
45             payment: begin
46                 if (in && success) state <= idle;
47             end
48         endcase
49     end
50 end
51 assign balance = total_cost;
52 endmodule

```

4.2. Behaviour Simulation Waveform for the FSM. To test the system, we need to use the provided testbench, which was:


```

1 module FSM_Test;
2 reg clk_t, reset_t, in_t;
3 reg[3:0] code_t;
4 reg[15:0] money_t;
5 wire[15:0] balance_t, change_t;
6 wire[1:0] state_t;
7 FSM test(.clk(clk_t),.reset(reset_t),.in(in_t),.code(code_t),
8 .money(money_t),.balance(balance_t),.change(change_t),.state(state_t));
9 always #5 clk_t=~clk_t;
10 initial begin
11 reset_t = 1;
12 clk_t = 0;
13 in_t = 0;
14 money_t = 16'd0;
15 #100;
16 in_t = 1;
17 reset_t = 0;
18 #10;
19 in_t = 0;
20 code_t=4'd1;
21 #10;
22 code_t=4'd2;
23 #10;
24 code_t=4'd3;
25 #10;
26 code_t=4'd4;
27 #15;
28 in_t = 1;
29 money_t=16'hffff;
30 #10;
31 $stop;
32 end
33 endmodule

```

If we run a Behavioural Simulation on the testbench, we get the following waveform:




FIGURE 13. Zoomed Screenshot of the Post-Implementation Timing Simulation of the Subtraction Unit around 7 ns

4.3. RTL Schematic Schematics for the FSM. As shown in Figure 1




FIGURE 14. RTL schematic of the FSM

If we expand this, we get what is shown in Figure 15




FIGURE 15. RTL schematic of the FSM

4.4. Post-Synthesis Functional and Post-Implementation Timing Simulations for FSM. If we run Synthesis and Implementation in Vivado, we can obtain reports which provide Data as shown in **Table 3**.

TABLE 3. Data from Synthesis and Implementation ROM Reports

Parameter	Value
Total Number of used Slices	73
Total Number of used LUTs	46
Total Number of used FLIPFLOPS	27
Maximum Delay Path	8.573 ns
Total Power Consumption	21.133 W

CONCLUSION

In conclusion, the FPGA-based self-checkout machine project seeks to revolutionize the retail industry by providing a cost-effective, flexible, and easily adaptable solution for streamlining the checkout process. Leveraging Xilinx Vivado and Verilog for the design and testing phases ensures that the final product will be reliable. Future improvements could be that the system could have a countermeasure to avoid the flaw in the FSM where if the user could keep setting it to 1, allowing them to bypass the payment phase, which will cost the client money. Another improvement could be that the chip's efficiency could be improved to a lower wattage.