

Q11. With example show the two cases where correction has to be made during the addition of two BCD digits. Also show the result after correction. Using four bit binary adders, design the single digit BCD adder by deriving the expression for the above correction. (4)

- (11) Two cases where some correction has to be made:
- (i) When sum is greater than 9 but no carry-out is generated using four bits
- (ii) When the sum is greater than 15 so that a carry out is generated using 4 bits (writing 2 as 0.5m)
- Correction should be done when carry $k=1$ or when expression $Z8Z4 + Z8Z2$ evaluates to 1.


(i)

$$\begin{array}{r} \times \quad 0111 \\ +4 \quad +0101 \\ \hline 2 \quad 1100 \\ +0110 \quad (0.5m) \\ \hline \text{carry} \rightarrow 10010 \\ \quad \quad \quad 2 \end{array}$$

(ii)


$$\begin{array}{r} 1000 \\ +1001 \\ \hline 10001 \\ +0110 \quad (0.5m) \\ \hline \text{carry} \rightarrow 10111 \\ \quad \quad \quad 7 \end{array}$$

after correction



Expression for correction output is






$$C = K + Z8Z4 + Z8Z2 \quad (0.5M)$$



Q12. Design a logic diagram that converts single digit BCD into its equivalent gray code

(4)

8421	Gray
ABCD	wxyz
0000	0000
0001	0001
0010	0011
0011	0010
0100	0110
0101	0111
0110	0101
0111	0100
1000	1100
1001	1101



Logic diagram: 1M

TT: 1M

Each K-MAP: 0.5M*4=2M

Q13. Identify whether the overflow is there or not after performing the 2's complement addition for the following numbers

a) $+7 + (+2)$

b) $+7 + (-2)$ (3)

$$\begin{array}{r} (+7) \\ + (+2) \\ \hline (+9) \end{array} \quad \begin{array}{r} 0111 \\ + 0010 \\ \hline 1001 \\ c_4 = 0 \\ c_3 = 1 \end{array}$$

1M

$$\begin{array}{r} (+7) \\ + (-2) \\ \hline (+5) \end{array} \quad \begin{array}{r} 0111 \\ + 1110 \\ \hline 10101 \\ c_4 = 1 \\ c_3 = 1 \end{array}$$

1M

a) Overflow exists as $C_4 \text{ XOR } C_3 = 1$ 0.5M

b) No overflow as $C_4 \text{ XOR } C_3 = 0$ 0.5M

Q14. Design a full adder using basic logic gates starting from the truth table. Write the Verilog code for full adder. (3)

c_i	x_i	y_i	c_{i+1}	s_i
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

(a) Truth table

$x_i y_i$	00	01	11	10
c_i				
0		1		1
1	1		1	

$$s_i = x_i \oplus y_i \oplus c_i$$

$x_i y_i$	00	01	11	10
c_i				
0			1	
1		1	1	1

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$


$$s_i = \bar{x}_i y_i \bar{c}_i + x_i \bar{y}_i \bar{c}_i + \bar{x}_i \bar{y}_i c_i + x_i y_i c_i$$

$$s_i = (\bar{x}_i y_i + x_i \bar{y}_i) \bar{c}_i + (\bar{x}_i \bar{y}_i + x_i y_i) c_i$$

$$= (x_i \oplus y_i) \bar{c}_i + \overline{(x_i \oplus y_i)} c_i$$

$$= (x_i \oplus y_i) \oplus c_i$$

$$s_i = x_i \oplus y_i \oplus c_i$$



(c) Circuit

TT – 1M

Diagram and expressions- 1M

Verilog ode 1M

Q15. Simplify the function $f(x_1, \dots, x_4) = x_1'x_3'x_4' + x_3x_4 + x_1'x_2'x_4 + x_1x_2x_3'x_4$ using Karnaugh map to obtain the minimum-cost SOP expression assuming that there are also don't-cares defined as $D = \sum m(9, 12, 14)$ (3)

K-map - 0.5
Prop Entry - 0.5
Grouping of all 1s - 1M
Prop
Final Exp (prop) - 1M

Left K-map (variables x_1, x_2, x_3, x_4):

x_3x_4	00	01	11	10
00	1	1	d	
01	1		1	d
11	1	1	1	1
10			d	


Right K-map (variables x_1, x_2, x_3, x_4):

x_3x_4	00	01	11	10
00	1	1	1	
01	1		1	
11	1	1	1	d
10		1	1	1

Final Expression (prop):

$$f = x_3x_4 + x_1'x_3'x_4' + x_1'x_2'x_4 + x_1x_2x_3'x_4$$

Q16. Find the minimum-cost circuit for the function $f(x_1, \dots, x_4) = \sum m(0, 4, 8, 13, 14, 15)$ using functional decomposition. Assume that the input variables are available in uncomplemented form only. (3)



Q17. Specify the truth table for an 8 to 3 priority encoder. Provide an output 'Z' to indicate that at least one of the inputs is present. The input with the least subscript number has the highest priority. Implement the same by writing the behavioural Verilog code using for loop. (3)

w_7	w_6	w_5	w_4	w_3	w_2	w_1	w_0	y_2	y_1	y_0	Z
0	0	0	0	0	0	0	0	d	d	d	0
x	x	x	x	x	x	x	1	0	0	0	1
x	x	x	x	x	x	1	0	0	0	1	1
x	x	x	x	x	1	0	0	0	1	0	1
x	x	x	x	1	0	0	0	0	1	1	1
x	x	x	1	0	0	0	0	1	0	0	1
x	x	1	0	0	0	0	0	1	0	1	1
x	1	0	0	0	0	0	0	1	1	1	1

TT-1M
code-2M

```

input [7:0] w, z;
output [2:0] y;
reg [2:0] y;
output z;
reg z;
integer k;
always @ (w)
begin
    y = 3'b x;
    z = 0;
    for (k = 7; k >= 0; k = k - 1)
        if (w[k])
            begin
                y = k;
                z = 1;
            end
    end
end
endmodule

```

0.5M

0.5M

0.5M

0.5M

Q18. Design and implement the function $f(A,B,C,D) = \sum m(1,3,4,11,12,13,14,15)$ using 8:1 MUX and other necessary gates. Assume A, B and C as the select signals for 8:1 MUX. (2)

