


# ARITHMETIC CIRCUITS


## Addition of Unsigned Numbers

The one-bit addition entails four possible combinations,



		Carry	Sum
$x$	$y$	$c$	$s$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

(b) Truth table



(c) Circuit



(d) Graphical symbol


The sum bit  $s$  is the XOR function. The carry  $c$  is the AND function of inputs  $x$  and  $y$ . A circuit realization of these functions is shown in Fig. c. This circuit, which implements the addition of only two bits, is called a *half-adder*.

# Multibit Addition

Generated carries  $\longrightarrow$  1 1 1 0

$$\begin{array}{r}
 X = x_4 x_3 x_2 x_1 x_0 \quad 0\ 1\ 1\ 1\ 1 \quad (15)_{10} \\
 + Y = y_4 y_3 y_2 y_1 y_0 \quad + 0\ 1\ 0\ 1\ 0 \quad + (10)_{10} \\
 \hline
 S = s_4 s_3 s_2 s_1 s_0 \quad 1\ 1\ 0\ 0\ 1 \quad (25)_{10}
 \end{array}$$

(a) An example of addition



(b) Bit position  $i$

for each bit position  $i$ , the addition operation may include a *carry-in* from bit position  $i - 1$ .

This observation leads to the design of a logic circuit that has three inputs  $x_i$ ,  $y_i$ , and  $c_i$ , and produces the two outputs  $s_i$  and  $c_{i+1}$ .

$c_i$	$x_i$	$y_i$	$c_{i+1}$	$s_i$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

(a) Truth table

		$x_i y_i$			
$c_i$		00	01	11	10
	0		1		1
	1	1		1	

$$s_i = x_i \oplus y_i \oplus c_i$$

		$x_i y_i$			
$c_i$		00	01	11	10
	0			1	
	1		1	1	1

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$


$$s_i = \bar{x}_i y_i \bar{c}_i + x_i \bar{y}_i \bar{c}_i + \bar{x}_i \bar{y}_i c_i + x_i y_i c_i$$

$$s_i = (\bar{x}_i y_i + x_i \bar{y}_i) \bar{c}_i + (\bar{x}_i \bar{y}_i + x_i y_i) c_i$$

$$= (x_i \oplus y_i) \bar{c}_i + \overline{(x_i \oplus y_i)} c_i$$

$$= (x_i \oplus y_i) \oplus c_i$$


$$s_i = x_i \oplus y_i \oplus c_i$$



(c) Circuit

This circuit is known as a *full-adder*.

# Ripple-Carry Adder




For each bit position we can use a full-adder circuit, connected as shown in Figure

- When the operands  $X$  and  $Y$  are applied as inputs to the adder, it takes some time before the output sum,  $S$ , is valid. Each full-adder introduces a certain delay before its  $s_i$  and  $c_{i+1}$  outputs are valid. Let this delay be denoted as  $\Delta t$ .
- Thus the carry-out from the first stage,  $c_1$ , arrives at the second stage  $\Delta t$  after the application of the  $x_0$  and  $y_0$  inputs. The carry-out from the second stage,  $c_2$ , arrives at the third stage with a  $2\Delta t$  delay, and so on.
- The signal  $c_{n-1}$  is valid after a delay of  $(n - 1) \Delta t$ , which means that the complete sum is available after a delay of  $n\Delta t$ . Because of the way the carry signals “ripple” through the full-adder stages, the circuit is called a ripple-carry adder.



# Adder and Subtractor Unit



Inputs		Output
A	B	A XOR B
0	0	0
0	1	1
1	0	1
1	1	0

When Add/Sub = 0, it performs  **$X + Y$** .

When Add/Sub = 1, it performs

$$\mathbf{X + Y' + 1}$$


$$\mathbf{= X + 2's\ complement\ of\ Y}$$

$$\mathbf{= X - Y}$$

# Multiplication


Two binary numbers can be multiplied using the same method as we use for decimal numbers.

			$m_3$	$m_2$	$m_1$	$m_0$	
	$\times$	$q_3$	$q_2$	$q_1$	$q_0$		
Partial product 0			$m_3q_0$	$m_2q_0$	$m_1q_0$	$m_0q_0$	
			$+ m_3q_1$	$m_2q_1$	$m_1q_1$	$m_0q_1$	
Partial product 1		$PP1_5$	$PP1_4$	$PP1_3$	$PP1_2$	$PP1_1$	
			$+ m_3q_2$	$m_2q_2$	$m_1q_2$	$m_0q_2$	
Partial product 2		$PP2_6$	$PP2_5$	$PP2_4$	$PP2_3$	$PP2_2$	
			$+ m_3q_3$	$m_2q_3$	$m_1q_3$	$m_0q_3$	
Product P	$P_7$	$P_6$	$P_5$	$P_4$	$P_3$	$P_2$	$P_1$



# Hierarchical Verilog Code

For larger designs, it is often convenient to create a hierarchical structure in the Verilog code, in which there is a *top-level* module that includes multiple instances of *lower-level* modules.



Let  $n=4$

```
module adder4 (carryin, x3, x2, x1, x0, y3, y2, y1, y0, s3, s2, s1, s0, carryout);  
    input carryin, x3, x2, x1, x0, y3, y2, y1, y0;  
    output s3, s2, s1, s0, carryout;  
    fulladd stage0 (carryin, x0, y0, s0, c1);  
    fulladd stage1 (c1, x1, y1, s1, c2);  
    fulladd stage2 (c2, x2, y2, s2, c3);  
    fulladd stage3 (c3, x3, y3, s3, carryout);  
endmodule
```

```
module fulladd (Cin, x, y, s, Cout);  
    input Cin, x, y;  
    output s, Cout;  
    assign s = x ^ y ^ Cin;  
    assign Cout = (x & y) | (x & Cin) | (y & Cin);  
endmodule
```

- A Verilog module can be included as a subcircuit in another module.
- The general form of a module instantiation statement is given below.

```
module_name instance_name (.port_name ( [expression] )  
{, .port_name ( [expression] )} );
```



- The *instance\_name* can be any legal Verilog identifier and the port connections specify how the module is connected to the rest of the circuit.
- The same module can be instantiated multiple times in a given design provided that each instance name is unique.
- Each port\_name is the name of a port in the subcircuit, and each expression specifies a connection to that port.

- **Named port connections** -The syntax `.port_name` is provided so that the order of signals listed in the instantiation statement does not have to be the same as the order of the ports given in the module statement of the subcircuit.
- **Ordered port connections**-If the port connections are given in the same order as in the subcircuit, then `.port_name` is not needed.


## Using Vectored Signals

- Multibit signals are called *vectors*.
- An example of an input vector is  
**input** [3:0] W;
- This statement defines  $W$  to be a four-bit vector. Its individual bits can be referred to using an index value in square brackets.
- The most-significant bit (MSB) is referred to as  $W[3]$  and the least-significant bit (LSB) is  $W[0]$ .
- **input** [0:3] W; Here  $W[0]$  is MSB and  $W[3]$  LSB

```
module adder4 (carryin, X, Y, S, carryout);  
input carryin;  
input [3:0] X, Y;  
output [3:0] S;  
output carryout;  
wire [3:1] C;  
fulladd stage0 (carryin, X[0], Y[0], S[0], C[1]);  
fulladd stage1 (C[1], X[1], Y[1], S[1], C[2]);  
fulladd stage2 (C[2], X[2], Y[2], S[2], C[3]);  
fulladd stage3 (.Cout(carryout), .s(S[3]), .y(Y[3]), .x(X[3]), .Cin(C[3]));  
endmodule
```

## Exercise 1


Design a circuit using full adders to generate 2's complement of a 4 bit number  $X$



$y_3y_2y_1y_0$  is the 2's complement of  $X$

## Exercise 2

Design a circuit using full adders to find the no. of 1's in a three bit unsigned number



CS is the result in binary.

# Binary-Coded-Decimal Representation

**Table 3.3** Binary-coded decimal digits.

Decimal digit	BCD code
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

## BCD Addition

X	0 1 1 1	7
+ Y	+ 0 1 0 1	+ 5
<hr/>		
Z	1 1 0 0	12
	+ 0 1 1 0	
	<hr/>	
carry →	1 0 0 1 0	
	$\underbrace{\hspace{1.5cm}}$	
	S = 2	

X	1 0 0 0	8
+ Y	+ 1 0 0 1	+ 9
<hr/>		
Z	1 0 0 0 1	17
	+ 0 1 1 0	
	<hr/>	
carry →	1 0 1 1 1	
	$\underbrace{\hspace{1.5cm}}$	
	S = 7	



K	Binary Sum				BCD Sum					Decimal
	Z <sub>8</sub>	Z <sub>4</sub>	Z <sub>2</sub>	Z <sub>1</sub>	C	S <sub>8</sub>	S <sub>4</sub>	S <sub>2</sub>	S <sub>1</sub>	
0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	2
0	0	0	1	1	0	0	0	1	1	3
0	0	1	0	0	0	0	1	0	0	4
0	0	1	0	1	0	0	1	0	1	5
0	0	1	1	0	0	0	1	1	0	6
0	0	1	1	1	0	0	1	1	1	7
0	1	0	0	0	0	1	0	0	0	8
0	1	0	0	1	0	1	0	0	1	9
0	1	0	1	0	1	0	0	0	0	10
0	1	0	1	1	1	0	0	0	1	11
0	1	1	0	0	1	0	0	1	0	12
0	1	1	0	1	1	0	0	1	1	13
0	1	1	1	0	1	0	1	0	0	14
0	1	1	1	1	1	0	1	0	1	15
1	0	0	0	0	1	0	1	1	0	16
1	0	0	0	1	1	0	1	1	1	17
1	0	0	1	0	1	1	0	0	0	18
1	0	0	1	1	1	1	0	0	1	19

z8, z4 \ z2, z1					
		00	01	11	10
z8, z4	00	0	0	0	0
	01	0	0	0	0
	11	1	1	1	1
	10	0	0	1	1

Correction should be done when the carry  $k = 1$  or when the expression  $z_8z_4 + z_8z_2$  evaluates to 1. Therefore the expression for the correction circuit is

$$C = K + Z_8Z_4 + Z_8Z_2$$

$$C = K + Z_8Z_4 + Z_8Z_2$$

