


PK400 (v1.0) December 7, 2009

196 Ball Chip-Scale BGA (CPG196) Package



PK400_01_111209

© 2009 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

2. SYMBOL "M" IS THE PIN MATRIX SIZE.

3. CONFORMS TO JEDEC MO-275

ddd

eee

 $Z_{\rm D}/Z_{\rm E}$

Μ

1

1

0.60

0.08

0.15

0.90

2

1

0.75

14



Revision History

The following table shows the revision history for this document.

Date	Version	Description of Revisions
12/07/09	1.0	Initial Xilinx release.

Notice of Disclaimer

Xilinx regards this materials data to be correct but makes no guarantee as to its accuracy or completeness, including, but not limited to, with respect to its compliance with applicable environmental laws and regulations. Xilinx subcontracts the production, test and assembly of hardware devices to independent third-party vendors and materials suppliers ("Contractors"). All data provided hereunder is based on information received from Contractors. Xilinx has not independently verified the accuracy or completeness of this information which is provided solely for your reference in connection with the use of Xilinx products.