

[illegible]

The diagram illustrates a 4-bit parallel adder circuit. It consists of a 74181 4-bit ALU and a 74183 4-bit carry look-ahead generator. The 74181 is configured with its inputs A and B to the addend and augend, and its carry-in (CIN) to the carry input of the 74183. The 74183 generates four carry outputs (C1, C2, C3, C4) which are fed back into the carry inputs of the 74181. The final sum is taken from the 74181's sum outputs (S0-S3), and the final carry-out (C4) is the carry-out of the adder. The circuit is powered by a 5V supply and includes decoupling capacitors.

Key components and their pin connections:

- 74181 (4-bit ALU):**
  - Inputs: A0-A3, B0-B3, CIN.
  - Outputs: S0-S3, COUT (C4).
  - Power: VCC (pin 14), GND (pin 7).
- 74183 (4-bit Carry Look-Ahead Generator):**
  - Inputs: A0-A3, B0-B3, CIN.
  - Outputs: C1, C2, C3, C4.
  - Power: VCC (pin 14), GND (pin 7).

Logic equations for the carry look-ahead generator (74183):

$$\begin{aligned}
 C_1 &= A_0 + B_0 + C_{in} \\
 C_2 &= A_1 + B_1 + C_1 \\
 C_3 &= A_2 + B_2 + C_2 \\
 C_4 &= A_3 + B_3 + C_3
 \end{aligned}$$

Logic equation for the sum output (74181):

$$S_i = A_i \oplus B_i \oplus C_i$$
[illegible][illegible]

Nik: Because we are using a 3.3V I/O voltage for Bank 0, the LVDS produced here is technically out of spec. The lines sit at 1.6V and swing about 600 mV. This is a result of using 3.3V supply on an FPGA that nominally requires a 2.5V rail to get LVDS to its standard 1.2V common mode voltage with 800 mV swing. We have verified that we can communicate with the onboard using this logic. Additionally, according to Read, I looked back at some simulations I ran when I designed the LVDS IC circuitry. Yes, these signal levels should work fine with our chips (as you have observed). I don't see any problems doing this."

DESIGNED BY: JON NEWMAN, JAKOB VOIGTS	
TITLE: HEADSTAGE-64	
Licensee CERN OHL v1.2	REV 1.2
Date: 18/7/18 2:34 PM	Sheet: 1/1