
INPUT
ESTIM
OPTOSTIM
SERIALIZER
TRACKING
ADC
FPGA
POWER
NB:
ISTIM = (VDAC - 1.65)/1100.
e.g.
VDAC = 1.65 -> ISTIM = 0
VDAC = 3.3 -> ISTIM = 1.5 mA
VDAC = 0.0 -> ISTIM = -1.5mA
DESIGNED BY:
JON NEWMAN, JAKOB VOIGTS
TITLE: HEADSTAGE-64
License:
CERN OHL v1.2
REV:
1.0
Date: 5/7/18 12:46 PM
Sheet: 1/1