


Digital Systems Laboratory Verilog GAMES Final Project



Digital Systems Laboratory Verilog GAMES Final Project

41171213H 張慎修、41175033H 吳炳煌

TABLE OF CONTENTS











Motivation 4

Learn Binary Unsigned Number **Enhance Logical Thinking**


Improve Mathematical Skills

Increase Reaction Speed



02 Schedule






► MAY/JUNE CALENDAR ◀

Design

21	22	23	24	25	26	27	Thinking Thinking the game content,
28	29	30	31		2	3	function and design for someone
4	5	6	7	8	9	10	Practice Write programs ,Debug ,combine with buzzer and
11	12	13	14	15	16	17	the concept teaching by teacher
18	19	20	21	22	23	24	



Connect the FPGA and buzzer using GND and PIN_W10



Show the question on segment 0,1

Show the user answer on segment 2,3


Show the countdown timer second on segment 5

Show the pili led to increase the excitement

Input the switch to calculate the binary unsigned number

Pili led display











Display Lsfr Question



Input Answer Switch

```
module timer(led,clk, rst, pb, a, seg5, seg_a, seg_b ,speaker,Q,out0,out1);
    input clk, rst, pb; input [3:0] a;
    output reg [6:0] seg5;
    output reg [7:0] seg_a, seg_b;
   output reg speaker;
parameter clkdivider = 10000000/349/2;
output reg [9:0] led;
   output reg [4:1] Q;
output reg [7:0] out0;
   output reg [7:0] out1;
   rea [6:0]sec;
   req [4:0] state, nstate;
   red [23:0] tone;
   reg clk1,clk2;
   reg [29:0] count;//pili
   reg [22:0] counter;//timer
reg [15:0] counter1;//buzz
```

```
always@(posedge clk)begin
     tone = tone + 1:
 end
always @(posedge pb or negedge rst) begin if (!rst) begin
     Q = 4'b1000:
  end
  else begin
        Q = \{Q[3:1], Q[4] \land Q[3]\};
if (Q == 4'b1110) begin
           Q = 4'b1100;
         else if (Q == 4'b1100) begin
           Q = 4'b1000:
        end
  end
end
```

```
/delay clock
always@(posedge clk or negedge rst or negedge pb)begin
   if(~rst)begin
      counter = 0;
      counter1 = 0:
      c1k1 = 0:
   end
   else if(~pb)begin
      counter = 0:
      count = 0:
      clk1 = 0:
   else if(counter==1000000)begin//timer
      counter =0:
      clk1 = \sim clk1:
   end
   else if(count==250000)begin//pili
      count = 0:
      c1k2 = ~c1k2;
   end
   else if(counter1 == 0)begin
      if (sec == 4'b0000)begin
         if(a != 0)begin//wrong
            if(tone[22])
               counter1 = clkdivider*1.5;
               counter1 = clkdivider:
         end
         else begin//correct
            if(tone[22])
               counter1 = clkdivider:
            else
               counter1 = clkdivider/3;
         end
     end
   end
   else
      counter = counter - 1:
      counter1 = counter1 - 1;
      count = count + 1;
end
```

```
always @(posedge clk2 or negedge rst )begin
   if(~rst) state = 0:
   else state = nstate:
end
always@(posedge clk1 or negedge rst or negedge pb )begin
   if(~rst | ~pb)begin
      sec = 4'b0011;
   end
   else
      sec = sec - 1:
end
always @(posedge clk)begin
   if(counter1 == 0)
      speaker = ~speaker;
end
always @(state)begin
   if(state == 5 b10000)
      nstate = 5'b000001;
   else
      nstate = state + 1:
```

```
always@(state)begin//pili
  case(state)
      5'b00000: led = 10'b1000000001:
      5'b00001: led = 10'b0100000010:
      5'b00010: led = 10'b0010000100:
      5'b00011: led = 10'b0001001000;
      5'b00100: led = 10'b0000110000:
      5'b00101: led = 10'b0001001000:
      5'b00110: led = 10'b0010000100:
      5'b00111: led = 10'b0100000010:
      5'b01000: led = 10'b1000000001:
      5'b01001: led = 10'b0100000010:
      5'b01010: led = 10'b0010000100;
      5'b01011: led = 10'b0001001000:
      5'b01100: led = 10'b0000110000:
      5'b01101: led = 10'b0001001000:
      5'b01110: led = 10'b0010000100;
      5'b01111: led = 10'b0100000010:
      5'b10000: led = 10'b1000000001;
      5'b10001: led = 10'b1000000001;
      5'b10010: led = 10'b1000000001:
     default: led = 10'b00000000000:
   endcase
end
always@(sec)begin//timer
   case(sec)
        4'b0000: seq5 = 7'b1000000;//0
        4'b0001: seg5 = 7'b1111001;//1
        4'b0010: seq5 = 7'b0100100;//2
        4'b0011: seg5 = 7'b0110000;//3
        default: seg5 = 7'b11111111://all blind
   endcase
end
```

```
always@(a)begin//switch
     case(a)
         4'b0000: {seg_b, seg_a}
         4 b0001:
                                   {8 b111111111 8 b111111001 }:
                   seq_b, seq_a}
                                    {8'b11111111, 8'b10100100};
         4 b0010:
                   seq_b, seq_a}
         4 b0011:
                   sed b. sed a
         4 b0100:
                   sea b.
                          seq_a
         4 b0101:
                          sed a
         4 b0110:
                          seg_a
                                 =
         4 b0111:
                   seg_b, seg_a
                                 =
         4 b1000:
                          seq_a
                  {sea b.
                                 =
         4 b1001:
                          seq_a
         4 b1010:
                          seq_a
         4 b1011:
                   seq_b, seq_a
         4 b1100:
                          seg_a
                                   [8'b11111001. 8'b10110000].
         4 b1101:
                  {seg_b, seg_a}
                                   {8 b11111001 8 b10011001 };
         4'b1110: {seq b, seq a}
                                 =
         4'b1111: {seg_b, seg_a} = {8'b11111001, 8'b10010010};
      endcase
  end
endmodule
```

```
always @(Q) begin
  case (Q)
    4 b0001:
             {out1, out0}
                             [8'b11111111. 8'b111111001]:
    4 b0010:
             {out1, out0}
                             {8'b11111111, 8'b10100100};
                             {8'b11111111, 8'b10110000}:
    4 b0011:
             {out1, out0}
    4 b0100:
             {out1, out0
                             {8'b11111111 8'b10011001};
    4'b0101:
             {out1, out0
    4 b0110:
             {out1, out0
                                b11111111 8 b10000010}:
                                                             06
    4 60111:
              {out1, out0
    4 blooo:
             {out1, out0
    4 b1001:
             fout1, out0
                                b11111111 8 b100100001.
             {out1, out0
    4 b1010:
                             [8'b11111001 8'b11000000
    4 blol1:
             {out1, out0}
                             (8'b11111001, 8'b11111001
    4 b1100:
             {out1, out0}
                             {8'b11111001, 8'b10100100};
              (out1, out0)
    4 b1101:
                             {8'b11111001, 8'b10110000
    4 b1110:
             {out1, out0
                             [8 b11111001 8 b10011001];
    4 b1111:
                             {8'b11111001 8'b10010010}:
             {out1, out0}
    default:
             {out1. out0}
                             {8'b11111111 8'b111111111}:
  endcase
end
```



P Display **→**

Binary Blitz Display

Digital Systems Laboratory Verkog GRMES Final Project

41171213H 張慎修、41175033H 吳炳煌



05 Obstacle



Obstacle



Determine win/lose

When we done every part of game, we have no idea to combine them to become a game, we got idea in that the LSFR and the input switch will make the segment change, so we deal with it.



Divide different clock

We have countdown timer ,pili led and buzzer ,we want the three part have different frequent ,we learn it has clk, dk1 in the class, so we try to add clk2 to complete the game.



▶ Future Prospects **→**



Buzzer

Add the player can adjust volume, variable tones and make rhythm and beats let the game more fun and meaning of education.



More Player

Add more players mode with score tracking for intense binary bables, increase the game's fun and challenge.



07 Feedback



FIRST ANNOUNCEMENT

楊同學: Its a good idea that mini games can be fun and educating.

吳同學: It was very creative and also fun! I look forward to future development.

THANK YOU