Question 1 The digital multiplexer is basically a combination logic circuit to perform the operation Correct Mark 1.00 out of 1.00 a. AND-AND ▼ Flag question Ob. OR-OR Oc. OR-AND • d. AND-OR Your answer is correct. The correct answer is: AND-OR Question 2 How many 4:1 MUXes are required to create a 16:1 MUX, without any additional Correct gates? Mark 1.00 out of 1.00 a. 2 ▼ Flag b. 5 question o c. 4 O d. 3 Your answer is correct. The correct answer is: 5 Question 3 A JK flip flop with $K=\bar{J}$ CAN function as a: Correct a. SR Latch Mark 1.00 out of 1.00 b. D flip flop Flag question o. T flip flop od. Both (a) and (b) Your answer is correct. The correct answer is: D flip flop Question 4 A combinational circuit is to be designed which takes a single 4-bit BCD digit as input and outputs 1 if the digit \geq 4 and \leq 8, and 0 otherwise. Using only basic gates, what is the Correct minimum number of gates required? Mark 1.00 out of 1.00 a. 6 Flag question b. 3 • c. 2 O d. 4 Your answer is correct. The correct answers are: 2, 3 Question **5** Two 4-bit binary numbers (1011 and 1101) are applied to a 4-bit parallel adder. The carry Correct input is 1. What are the values for the sum and carry output? Mark 1.00 out of 1.00 ▼ Flag • a. S = 1001, C = 1 question O b. S = 1011, C = 0 o. S = 1101, C = 1 Od. S = 1101, C = 1 Your answer is correct. The correct answer is: S = 1001, C = 1Question 6 Which of the following expression is not equivalent to X'? Correct a. X NAND X Mark 1.00 out of 1.00 b. X NAND 1 question o. X NOR X d. X NOR 1 Your answer is correct. The correct answer is: X NOR 1 Question **7** In the circuit shown below, which logic function does this circuit generate? Correct Mark 1.00 out of 1.00 ▼ Flag question a. OR O b. AND O c. NAND Od. NOR Your answer is correct. The correct answer is: OR Question 8 The combinational circuit given below is implemented with two NAND gates. To which of Correct the following individual gates is its equivalent? Mark 1.00 out of 1.00 ▼ Flag question a. AND ob. OR oc. XOR Od. NOT Your answer is correct. The correct answer is: **AND** Question 9 An OR gate can be imagined as Correct a. Switches connected in parallel Mark 1.00 out of 1.00 ▼ Flag b. MOS transistors connected in series question C. None of these d. Switches connected in series Your answer is correct. The correct answer is: Switches connected in parallel Question 10 The simplified expression of full adder sum for inputs x, y and z is Correct Mark 1.00 out of 1.00 • a. s=x'y'z+x'yz'+xy'z'+xyz ▼ Flag question b. s=x'yz+xy'z+xyz'+xyz c. s=x'y'z+x'yz'+xy'z'+x'y'z' \circ d. s=xy+xz+yzYour answer is correct. The correct answer is: s=x'y'z+x'yz'+xy'z'+xyz