
# CS:APP Chapter 4 Computer Architecture Sequential Implementation

Randal E. Bryant

## Carnegie Mellon University

http://csapp.cs.cmu.edu


## **Y86 Instruction Set**



## **Building Blocks**


#### **Combinational Logic**

- Compute Boolean functions of inputs
- Continuously respond to input changes
- Operate on data and implement control



#### **Storage Elements**

- Store bits
- Addressable memories
- Non-addressable registers
- Loaded only as clock rises



## Hardware Control Language

- Very simple hardware description language
- Can only express limited aspects of hardware operation
  - Parts we want to explore and modify

#### **Data Types**

■ bool: Boolean

```
• a, b, c, ...
```

■ int: words

• A, B, C, ...

Does not specify word size---bytes, 32-bit words, ...

#### **Statements**

```
■ bool a = bool-expr ;
```

■ int A = int-expr ;

## **HCL Operations**

Classify by type of value returned

#### **Boolean Expressions**

Logic Operations

```
• a && b, a || b, !a
```

Word Comparisons

Set Membership

```
    A in { B, C, D }
    Same as A == B | | A == C | | A == D
```

#### **Word Expressions**

Case expressions

```
• [a: A; b: B; c: C]
```

- Evaluate test expressions a, b, c, ... in sequence
- Return word expression A, B, C, ... for first successful test


## **SEQ Hardware Structure**

#### **State**

- Program counter register (PC)
- Condition code register (CC)
- Register File
- Memories
  - Access same memory space
  - Data: for reading/writing program data
  - Instruction: for reading instructions

#### **Instruction Flow**

- Read instruction at address specified by PC
- Process through stages
- Update program counter



## **SEQ Stages**

#### **Fetch**

Read instruction from instruction memory

#### **Decode**

Read program registers

#### **Execute**

**■ Compute value or address** 

#### Memory


Read or write data

#### **Write Back**


■ Write program registers

#### PC

■ Update program counter



## **Instruction Decoding**



#### **Instruction Format**

■ Instruction byte icode:ifun

Optional register byte rA:rB

■ Optional constant word valC

## **Executing Arith./Logical Operation**

OP1 rA, rB 6 fn rA rB

#### **Fetch**

Read 2 bytes

#### **Decode**

Read operand registers

#### **Execute**

- Perform operation
- Set condition codes

#### **Memory**

Do nothing

#### Write back

Update register

#### **PC Update**

■ Increment PC by 2

## Stage Computation: Arith/Log. Ops

	OPI rA, rB		
	icode:ifun ← M₁[PC]		
Fetch	$rA:rB \leftarrow M_1[PC+1]$		
	valP ← PC+2		
Decode	valA ← R[rA]		
Decode	valB ← R[rB]		
Execute	valE ← valB OP valA		
Execute	Set CC		
Memory			
Write	R[rB] ← valE		
back			
PC update	PC ← valP		

Read instruction byte Read register byte

Compute next PC
Read operand A
Read operand B
Perform ALU operation
Set condition code register

Write back result

**Update PC** 

- Formulate instruction execution as sequence of simple steps
- Use same general form for all instructions

## Executing rmmovl

rmmovl rA, D(rB) 4 0 rA rB D

#### **Fetch**

Read 6 bytes

#### **Decode**

Read operand registers

#### **Execute**

**■ Compute effective address** 

#### **Memory**

**■** Write to memory

#### Write back

Do nothing

#### **PC Update**

■ Increment PC by 6

## Stage Computation: rmmovl

	rmmov1 rA, D(rB)		
	icode:ifun ← M₁[PC]		
Fetch	$rA:rB \leftarrow M_1[PC+1]$		
reton	valC ← M <sub>4</sub> [PC+2]		
	valP ← PC+6		
Decode	valA ← R[rA]		
Decode	valB ← R[rB]		
Execute	valE ← valB + valC		
LACCUIC			
Memory	M₄[valE] ← valA		
Write			
back			
PC update	PC ← valP		

Read instruction byte

Read register byte

Read displacement D

**Compute next PC** 

Read operand A

**Read operand B** 

**Compute effective address** 

Write value to memory

**Update PC** 

■ Use ALU for address computation

## Executing popl

popl rA b 0 rA 8

#### **Fetch**

Read 2 bytes

#### **Decode**

Read stack pointer

#### **Execute**

■ Increment stack pointer by 4

#### Memory

Read from old stack pointer

#### Write back

- Update stack pointer
- Write result to register

#### **PC Update**

■ Increment PC by 2

## Stage Computation: popl

	popl rA		
	icode:ifun ← M₁[PC]		
Fatal	rA:rB ← M₁[PC+1]		
Fetch			
	valP ← PC+2		
Decode	valA ← R[%esp]		
Decode	valB ← R [%esp]		
Evecute	valE ← valB + 4		
Execute			
Memory	valM ← M₄[valA]		
Write	$R[\$esp] \leftarrow valE$		
back	<b>R[rA]</b> ← <b>valM</b>		
PC update	PC ← valP		


Read instruction byte Read register byte

Compute next PC
Read stack pointer
Read stack pointer
Increment stack pointer

Read from stack
Update stack pointer
Write back result
Update PC

- Use ALU to increment stack pointer
- Must update two registers
  - Popped value
  - New stack pointer

## **Executing Jumps**



#### **Fetch**

- Read 5 bytes
- Increment PC by 5

#### **Decode**

Do nothing

#### **Execute**

 Determine whether to take branch based on jump condition and condition codes

#### **Memory**

Do nothing

#### Write back

Do nothing

#### **PC Update**

 Set PC to Dest if branch taken or to incremented PC if not branch

## **Stage Computation: Jumps**

	jXX Dest	
Fetch	icode:ifun $\leftarrow$ M <sub>1</sub> [PC] valC $\leftarrow$ M <sub>4</sub> [PC+1] valP $\leftarrow$ PC+5	
Decode		
Execute	Bch ← Cond(CC,ifun)	
Memory		
Write		
back		
PC update	PC ← Bch ? valC : valP	

Read instruction byte


Read destination address Fall through address

Take branch?

**Update PC** 

- **Compute both addresses**
- Choose based on setting of condition codes and branch condition

## Executing call



#### **Fetch**

- Read 5 bytes
- Increment PC by 5

#### **Decode**

■ Read stack pointer

#### **Execute**

Decrement stack pointer by

#### **Memory**

Write incremented PC to new value of stack pointer

#### Write back

■ Update stack pointer

#### **PC Update**

Set PC to Dest

## Stage Computation: call

	call Dest		
Fetch	icode:ifun $\leftarrow$ M <sub>1</sub> [PC] valC $\leftarrow$ M <sub>4</sub> [PC+1] valP $\leftarrow$ PC+5		
Decode	valB ← R[%esp]		
Execute	valE ← valB + -4		
Memory	M₄[valE] ← valP		
Write	R[%esp] ← valE		
back			
PC update	PC ← valC		

**Read instruction byte** 

Read destination address
Compute return point

Read stack pointer

Decrement stack pointer

Write return value on stack Update stack pointer

**Set PC to destination** 

- Use ALU to decrement stack pointer
- Store incremented PC

## Executing ret

ret	9 0
return:	

#### **Fetch**

Read 1 byte

#### **Decode**

Read stack pointer

#### **Execute**

■ Increment stack pointer by 4

#### Memory

Read return address from old stack pointer

#### Write back

Update stack pointer

#### **PC Update**

■ Set PC to return address

## Stage Computation: ret

	ret		
Fetch	icode:ifun ← M₁[PC]		
Decode	$\begin{aligned} \textbf{valA} &\leftarrow \textbf{R[\$esp]} \\ \textbf{valB} &\leftarrow \textbf{R[\$esp]} \end{aligned}$		
Execute	valE ← valB + 4		
Memory	valM ← M₄[valA]		
Write	R[%esp] ← valE		
back			
PC update	PC ← valM		

**Read instruction byte** 

Read operand stack pointer Read operand stack pointer Increment stack pointer

Read return address Update stack pointer

**Set PC to return address** 

- Use ALU to increment stack pointer
- Read return address from memory

## **Computation Steps**

		OPI rA, rB
	icode,ifun	icode:ifun ← M₁[PC]
Fetch	rA,rB	$rA:rB \leftarrow M_1[PC+1]$
reich	valC	
	valP	valP ← PC+2
Decode	valA, srcA	valA ← R[rA]
Decode	valB, srcB	valB ← R[rB]
Execute	valE	valE ← valB OP valA
Lxecute	Cond code	Set CC
Memory	valM	
Write	dstE	R[rB] ← valE
back	dstM	
PC update	PC	PC ← valP

Read instruction byte
Read register byte
[Read constant word]
Compute next PC
Read operand A
Read operand B
Perform ALU operation
Set condition code register
[Memory read/write]
Write back ALU result
[Write back memory result]
Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

## **Computation Steps**

		call Dest
	icode,ifun	icode:ifun ← M₁[PC]
Fetch	rA,rB	
reton	valC	valC ← M₄[PC+1]
	valP	valP ← PC+5
Decode	valA, srcA	
Decode	valB, srcB	valB ← R[%esp]
Execute	valE	valE ← valB + −4
Lxecute	Cond code	
Memory	valM	M₄[valE] ← valP
Write	dstE	R[%esp] ← valE
back	dstM	
PC update	PC	PC ← valC

Read instruction byte
[Read register byte]
Read constant word
Compute next PC
[Read operand A]
Read operand B
Perform ALU operation
[Set condition code reg.]
[Memory read/write]
[Write back ALU result]
Write back memory result
Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

## **Computed Values**

#### **Fetch**

icode Instruction code

ifun Instruction function

rA Instr. Register A

rB Instr. Register B

valC Instruction constant

valP Incremented PC

#### Decode

srcA Register ID A

srcB Register ID B

dstE Destination Register E

dstM Destination Register M

valA Register value A

valB Register value B

#### **Execute**

■ valE ALU result

■ Bch Branch flag

#### **Memory**

valM Value from memory

## **SEQ Hardware**

#### Key

- Blue boxes: predesigned hardware blocks
  - E.g., memories, ALU

Memory


Execute

Decode


Fetch

- Gray boxes: control logic
  - Describe in HCL
- White ovals: labels for signals
- Thick lines: 32-bit word values
- Thin lines: 4-8 bit values
- Dotted lines: 1-bit values


newPC valM data out Data memory (Bch СС valB dstE dstM srcA dstE dstM srcA srcB Register M Write back ifun rA valC PC Instruction increment memory



- **PC: Register containing PC**
- Instruction memory: Read 6 bytes (PC to PC+5)
- Split: Divide instruction byte into icode and ifun
- Align: Get fields for rA, rB, and valC



- Instr. Valid: Is this instruction valid?
- Need regids: Does this instruction have a register bytes?
- Need valC: Does this instruction have a constant word?



- 27 - CS:APP


## **Decode Logic**

#### **Register File**

- Read ports A, B
- Write ports E, M
- Addresses are register IDs or 8 (no access)

#### **Control Logic**

- srcA, srcB: read port addresses
- dstA, dstB: write port addresses



- 28 - CS:APP

## A Source

```
OPI rA, rB
                 Decode
                             valA \leftarrow R[rA]
                                                           Read operand A
                             rmmovl rA, D(rB)
                 Decode
                             valA \leftarrow R[rA]
                                                           Read operand A
                             popl rA
                 Decode
                             valA \leftarrow R[\$esp]
                                                           Read stack pointer
                             jXX Dest
                 Decode
                                                           No operand
                             call Dest
                 Decode
                                                           No operand
                             ret
                 Decode
                             valA \leftarrow R[\$esp]
                                                           Read stack pointer
int srcA = [
         icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : rA;
         icode in { IPOPL, IRET } : RESP;
         1 : RNONE; # Don't need register
```

];

## **E** Destination

int dstE = [

]; -30-

```
OPI rA, rB
          Write-back R[rB] ← valE
                                                 Write back result
                     rmmovl rA, D(rB)
          Write-back
                                                 None
                     popl rA
          Write-back |R[%esp] ← valE
                                                 Update stack pointer
                     jXX Dest
          Write-back
                                                 None
                     call Dest
          Write-back R[%esp] ← valE
                                                 Update stack pointer
                     ret
          Write-back R[%esp] ← valE
                                                 Update stack pointer
icode in { IRRMOVL, IIRMOVL, IOPL} : rB;
icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
1 : RNONE; # Don't need register
```


## **Execute Logic**

#### **Units**

- ALU
  - Implements 4 required functions
  - Generates condition code values
- CC
  - Register with 3 condition code bits
- bcond
  - Computes branch flag

#### **Control Logic**

- Set CC: Should condition code register be loaded?
- ALU A: Input A to ALU
- ALU B: Input B to ALU
- ALU fun: What function should ALU compute?



**ALU A Input** 

Lo A illipat		OPI rA, rB	
	Execute	valE ← valB OP valA	<b>Perform ALU operation</b>
		rmmovl rA, D(rB)	
	Execute	valE ← valB + valC	Compute effective address
		popl rA	
	Execute	valE ← valB + 4	Increment stack pointer
		jXX Dest	
	Execute		No operation
		call Dest	
	Execute	valE ← valB + −4	Decrement stack pointer
		ret	
	Execute	valE ← valB + 4	Increment stack pointer
	ode in { II	RRMOVL, IOPL } : valA;	} : valC:
icode in { ICALL, IPUSHL } : -4;			

icode in { IRET, IPOPL } : 4;

# Other instructions don't need ALU

## **ALU Operation**

		_
_	OPI rA, rB	
Execute	valE ← valB OP valA	Perform ALU operation
	rmmovl rA, D(rB)	
Execute	valE ← valB + valC	Compute effective address
		- 
	popl rA	
Execute	valE ← valB + 4	Increment stack pointer
		- 
	jXX Dest	
Execute		No operation
	nn Daat	1
	call Dest	
Execute	valE ← valB + -4	Decrement stack pointer
		]
	ret	
Execute	valE ← valB + 4	Increment stack pointer
:1	£ [	
int alu	fun = [	
	<pre>icode == IOPL : ifun;</pre>	
	1 : ALUADD;	
1;		CS:APP


## **Memory Logic**

#### **Memory**

Reads or writes memory word

#### **Control Logic**

- Mem. read: should word be read?
- Mem. write: should word be written?
- Mem. addr.: Select address
- Mem. data.: Select data



## **Memory Address**

-35- ];

	- 9	<u> </u>	
		OPI rA, rB	
	Memory		No operation
		rmmovl rA, D(rB)	
	Memory	M₄[valE] ← valA	Write value to memory
		popl rA	
	Memory	$valM \leftarrow M_4[valA]$	Read from stack
		jXX Dest	
	Memory	JAX DOST	No operation
		call Dest	
	Memory	$M_4[valE] \leftarrow valP$	Write return value on stack
		ret	
	Memory	valM ← M₄[valA]	Read return address
int mem	addr = [	44 -	
THE MEM	<del>_</del>	IRMMOVL, IPUSHL, ICALL,	TMRMOVI. : valE:
		IPOPL, IRET } : valA;	,, , , , , , , , , , , , , , , ,
		structions don't need ad	
1 •			CS:APP

## **Memory Read**


OPI rA, rB	
	No operation
rmmovl rA, D(rB)	
M₄[valE] ← valA	Write value to memory
popl rA	
valM ← M₄[valA]	Read from stack
jXX Dest	
	No operation
call Dest	
M <sub>4</sub> [valE] ← valP	Write return value on stack
ret	
valM ← M₄[valA]	Read return address
	$rmmovl rA, D(rB)$ $M_{4}[valE] \leftarrow valA$ $popl rA$ $valM \leftarrow M_{4}[valA]$ $jXX Dest$ $call Dest$ $M_{4}[valE] \leftarrow valP$ $ret$

bool mem\_read = icode in { IMRMOVL, IPOPL, IRET };

## **PC Update Logic**

#### **New PC**


Select next value of PC



- 37 - CS:APP

# PC Update PC update

```
OPI rA, rB
           \textbf{PC} \leftarrow \textbf{valP}
                                         Update PC
            rmmovl rA, D(rB)
PC update
           PC ← valP
                                         Update PC
            popl rA
PC update
           PC ← valP
                                         Update PC
            jXX Dest
PC update
           PC ← Bch ? valC : valP
                                         Update PC
            call Dest
PC update
           PC ← valC
                                         Set PC to destination
            ret
PC update
           PC ← valM
                                         Set PC to return address
int new pc = [
         icode == ICALL : valC;
         icode == IJXX && Bch : valC;
         icode == IRET : valM;
         1 : valP;
1;
```




#### **State**


- PC register
- Cond. Code register
- Data memory
- Register file

All updated as clock rises


#### **Combinational Logic**


- ALU
- Control logic
- Memory reads
  - Instruction memory
  - Register file
  - Data memory







- state set according to second irmovl instruction
- combinational logic starting to react to state changes







- state set according to second irmovl instruction
- combinational logic generates results for add1 instruction





- state set according to addl instruction
- combinational logic starting to react to state changes





- state set according to add1 instruction
- combinational logic generates results for je instruction

## **SEQ Summary**

#### **Implementation**

- Express every instruction as series of simple steps
- Follow same general flow for each instruction type
- Assemble registers, memories, predesigned combinational blocks
- Connect with control logic

#### Limitations

- Too slow to be practical
- In one cycle, must propagate through instruction memory, register file, ALU, and data memory
- Would need to run clock very slowly
- Hardware units only active for fraction of clock cycle