15-213

"The course that gives CMU its Zip!"


P6/Linux Memory System Oct. 31, 2002

Topics

- P6 address translation
- Linux memory management
- Linux page fault handling
- memory mapping

class20.ppt

P6 Memory System



32 bit address space

4 KB page size

L1, L2, and TLBs

 4-way set associative

inst TLB

- 32 entries
- 8 sets

data TLB

- 64 entries
- 16 sets

L1 i-cache and d-cache

- 16 KB
- 32 B line size
- 128 sets

L2 cache

- unified
- 128 KB -- 2 MB

Intel P6

Internal Designation for Successor to Pentium

■ Which had internal designation P5

Fundamentally Different from Pentium

- Out-of-order, superscalar operation
- Designed to handle server applications
 - Requires high performance memory system

Resulting Processors

- PentiumPro (1996)
- Pentium II (1997)
 - Incorporated MMX instructions
 - » special instructions for parallel processing
 - L2 cache on same chip
- Pentium III (1999)
 - Incorporated Streaming SIMD Extensions

» More instructions for parallel processing

15-213, F'02

Review of Abbreviations


Symbols:

-2-

- Components of the virtual address (VA)
 - TLBI: TLB index
 - TLBT: TLB tag
 - VPO: virtual page offset
 - VPN: virtual page number
- Components of the physical address (PA)
 - PPO: physical page offset (same as VPO)
 - PPN: physical page number
 - CO: byte offset within cache line
 - CI: cache index
 - CT: cache tag

- 3 - 15-213, F'02 - 4 - 15-213, F'02

Overview of P6 Address Translation



P6 2-level Page Table Structure


Page directory

- 1024 4-byte page directory entries (PDEs) that point to page tables
- one page directory per process.
- page directory must be in memory when its process is running
- always pointed to by PDBR

Page tables:


-6-

- 1024 4-byte page table entries (PTEs) that point to pages.
- page tables can be paged in and out.



15-213, F'02

P6 Page Directory Entry (PDE)



<u>Page table physical base address</u>: 20 most significant bits of physical page table address (forces page tables to be 4KB aligned)

Avail: These bits available for system programmers

G: global page (don't evict from TLB on task switch)

PS: page size 4K (0) or 4M (1)

A: accessed (set by MMU on reads and writes, cleared by software)

CD: cache disabled (1) or enabled (0)

WT: write-through or write-back cache policy for this page table


U/S: user or supervisor mode access

R/W: read-only or read-write access

P: page table is present in memory (1) or not (0)



P6 Page Table Entry (PTE)



Page base address: 20 most significant bits of physical page address (forces pages to be 4 KB aligned)

Avail: available for system programmers

G: global page (don't evict from TLB on task switch)

D: dirty (set by MMU on writes)

A: accessed (set by MMU on reads and writes)

CD: cache disabled or enabled

WT: write-through or write-back cache policy for this page

U/S: user/supervisor


R/W: read/write

P: page is present in physical memory (1) or not (0)




- 7 - 15-213, F'02 - 8 - 15-213, F'02


How P6 Page Tables Map Virtual Addresses to Physical Ones



Representation of Virtual Address



P6 TLB Translation



P6 TLB

TLB entry (not all documented, so this is speculative):

32	16	1	1
PDE/PTE	Tag	PD	V

- <u>V</u>: indicates a valid (1) or invalid (0) TLB entry
- PD: is this entry a PDE (1) or a PTE (0)?
- tag: disambiguates entries cached in the same set
- PDE/PTE: page directory or page table entry


Structure of the data TLB:

■ 16 sets, 4 entries/set

entry	entry	entry	entry	set 0		
entry	entry entry	entry entry	entry entry	set 1 set 2		
	•••					
entry	entry	entry	entry	set 15		

15-213, F'02 – 12 – 15-213, F'02

Translating with the P6 TLB




- 1. Partition VPN into TLBT and TLBI.
- 2. Is the PTE for VPN cached in set TLBI?
 - 3. <u>Yes</u>: then build physical address.
- 4. No: then read PTE (and PDE if not cached) from memory and build physical address.

- 13 - 15-213, F'02

P6 page table translation 32 CPU result L2 and DRAM 20 virtual address (VA) VPN VPO L1 L1 miss hit 16 ₩ TLBT TLBI L1 (128 sets. 4 lines/set) TLB TLB hit miss TLB (16 sets, **▼**10 10 VPN1 VPN 4 entries/set) 7 5 CI CO 20 ₩ **√** 12 PPN PPO physical PDE PTE address (PA) Page tables 15-213, F'02

Translating with the P6 Page Tables (case 1/1)



(case 1/0) Case 1/0: page table present but page 20 VPO missing. VPN **MMU Action:** VPN1 VPN2 page fault exception handler receives the following args: PDE p=1 → PTE p=0 Mem VA that caused fault PDBR-Page Page fault caused by directory table non-present page or page-level protection violation data

Data page

read/write

user/supervisor

15-213, F'02

Disk


- 16 -

Translating with the P6 Page Tables

15-213, F'02

- 15 -


Translating with the P6 Page Tables (case 1/0, cont)



OS Action:

- Check for a legal virtual address.
- Read PTE through PDE.
- Find free physical page (swapping out current page if necessary)
- Read virtual page from disk and copy to virtual page
- Restart faulting instruction by returning from exception handler. 15-213, F'02

Translating with the P6 Page Tables (case 0/1)



Case 0/1: page table missing but page present.

Introduces consistency issue.


potentially every page out requires update of disk page table.

Linux disallows this

if a page table is swapped out, then swap out its data pages too.

15-213, F'02

Translating with the P6 Page Tables (case 0/0)




Case 0/0: page table and page missing.

MMU Action:

page fault exception

15-213, F'02


Translating with the P6 Page Tables (case 0/0, cont)




Disk

- 17 -

P6 L1 Cache Access



L1 Cache Access



Partition physical address into CO, CI, and CT.


Use CT to determine if line containing word at address PA is cached in set CI.

If no: check L2.

If yes: extract word at byte offset CO and return to processor.

15-213, F'02


Speeding Up L1 Access



Observation


- Bits that determine CI identical in virtual and physical address
- Can index into cache while address translation taking place
- Then check with CT from physical address
- "Virtually indexed, physically tagged"
- _23_ Cache carefully sized to make this possible

Linux Organizes VM as Collection of "Areas"



15-213, F'02 – 24 – 15-213, F'02

Linux Page Fault Handling



Is the VA legal?

- i.e. is it in an area defined by a vm area struct?
- if not then signal segmentation violation (e.g. (1))

Is the operation legal?

- i.e., can the process read/write this area?
- if not then signal protection violation (e.g., (2))

If OK, handle fault

■ e.g., (3) _{15-213. F'02}

Memory Mapping

Creation of new VM area done via "memory mapping"

- create new vm_area_struct and page tables for area
- area can be backed by (i.e., get its initial values from) :
 - regular file on disk (e.g., an executable object file)
 - » initial page bytes come from a section of a file
 - nothing (e.g., bss)
 - » initial page bytes are zeros
- dirty pages are swapped back and forth between a special swap file.

<u>Key point</u>: no virtual pages are copied into physical memory until they are referenced!

- known as "demand paging"
- crucial for time and space efficiency

- 26 - 15-213, F'02

User-Level Memory Mapping


- map len bytes starting at offset offset of the file specified by file description fd, preferably at address start (usually 0 for don't care).
 - prot: MAP_READ, MAP_WRITE
 - flags: MAP PRIVATE, MAP SHARED
- return a pointer to the mapped area.
- Example: fast file copy
 - useful for applications like Web servers that need to quickly copy files.
 - mmap allows file transfers without copying into user space.

mmap() Example: Fast File Copy

```
#include <unistd.h>
#include <sys/mman.h>
#include <sys/types.h>
#include <sys/stat.h>
#include <fcntl.h>

/*
   * mmap.c - a program that uses mmap
   * to copy itself to stdout
   */
```

Exec() Revisited



To run a new program p in the current process using exec():

- free vm_area_struct's and page tables for old areas.
- create new vm_area_struct's and page tables for new areas.
 - stack, bss, data, text, shared libs.
 - text and data backed by ELF executable object file.
 - bss and stack initialized to zero.
- set PC to entry point in .text
 - •Linux will swap in code and data pages as needed.

15-213, F'02

15-213, F'02

Memory System Summary

Cache Memory

- Purely a speed-up technique
- Behavior invisible to application programmer and OS
- Implemented totally in hardware

Virtual Memory

- Supports many OS-related functions
 - Process creation
 - » Initial
 - » Forking children
 - Task switching
 - Protection
- Combination of hardware & software implementation
 - Software management of tables, allocations
 - Hardware access of tables
 - Hardware caching of table entries (TLB)

Fork() Revisited

To create a new process using fork():

- make copies of the old process's mm_struct, vm area struct's, and page tables.
 - at this point the two processes are sharing all of their pages.
 - How to get separate spaces without copying all the virtual pages from one space to another?
 - » "copy on write" technique.
- **■** copy-on-write
 - make pages of writeable areas read-only
 - flag vm_area_struct's for these areas as private "copy-onwrite"
 - writes by either process to these pages will cause page faults.
 - » fault handler recognizes copy-on-write, makes a copy of the page, and restores write permissions.
- Net result:
 - copies are deferred until absolutely necessary (i.e., when one of the processes tries to modify a shared page).

- 30 -

-31 -