CS:APP Chapter 4 Computer Architecture Pipelined Implementation Part II

Randal E. Bryant

Carnegie Mellon University

http://csapp.cs.cmu.edu

Overview

Make the pipelined processor work!

Data Hazards

- Instruction having register R as source follows shortly after instruction having register R as destination
- Common condition, don't want to slow down pipeline

Control Hazards

- Mispredict conditional branch
 - Our design predicts all branches as being taken
 - Naïve pipeline executes two extra instructions
- Getting return address for ret instruction
 - Naïve pipeline executes three extra instructions

Making Sure It Really Works

What if multiple special cases happen simultaneously?

-2- CS:APP

Pipeline Stages

Fetch

- Select current PC
- Read instruction
- Compute incremented PC

Decode

Read program registers

Execute

Operate ALU

Memory


Read or write data memory

Fetch

PC

Write Back

Update register file




PIPE- Hardware

 Pipeline registers hold intermediate values from instruction execution

Forward (Upward) Paths

- Values passed from one stage to next
- Cannot jump past stages
 - e.g., valC passes through decode



Data Dependencies: 2 Nop's

demo-h2.ys

0x000: irmovl \$10,%edx


0x006: irmovl \$3,%eax

0x00c: nop

0x00d: nop

0x00e: addl %edx, %eax

0x010: halt



Data Dependencies: No Nop


demo-h0.ys

0x000: irmovl \$10,%edx


0x006: irmovl \$3,%eax

0x00c: addl %edx, %eax

0x00e: halt



Stalling for Data Dependencies



- If instruction follows too closely after one that writes register, slow it down
- Hold instruction in decode
- Dynamically inject nop into execute stage

Stall Condition

Source Registers


srcA and srcB of current instruction in decode stage

Destination Registers

- dstE and dstM fields
- Instructions in execute, memory, and write-back stages

Special Case

- Don't stall for register ID
 - Indicates absence of register operand



Detecting Stall Condition

demo-h2.ys

0x000: irmovl \$10,%edx

0x006: irmovl \$3,%eax


0x00c: nop

0x00d: nop

bubble

0x00e: addl %edx, %eax

0x010: halt



Stalling X3

2 3 4 5 6 7 8 9 10 11 1 # demo-h0.ys 0x000: irmovl \$10, %edx F Ε M W D F 0x006: irmovl \$3,%eax D Ε M W Ε bubble M W Ε M W bubble bubble M W F D W 0x00c: addl %edx, %eax D D D M F Е M 0x00e: halt W Cycle 6 W Cycle 5 $W_dstE = eax$ M Cycle 4 $M_dstE = eax$ Е $E_dstE = eax$ D D D srcA = %edx srcA = %edx srcA = %edx CS:APP srcB = eaxsrcB = eaxsrcB = eax

What Happens When Stalling?

demo-h0.ys

0x000: irmovl \$10,%edx

0x006: irmovl \$3,%eax

0x00c: addl %edx, %eax


0x00e: halt

Cycle 8

	_					
Write Back	bubble					
Memory	bubble					
Execute	0x00c: addl %edx,%eax					
Decode	0x00e: halt					
Fetch						

- Stalling instruction held back in decode stage
- **■** Following instruction stays in fetch stage
- Bubbles injected into execute stage
 - Like dynamically generated nop's
 - Move through later stages

Implementing Stalling




Pipeline Control


- Combinational logic detects stall condition
- Sets mode signals for how pipeline registers should update


- 12 - CS:APP

Pipeline Register Modes



bubble





- 13 - CS:APP

Data Forwarding

Naïve Pipeline

- Register isn't written until completion of write-back stage
- Source operands read from register file in decode stage
 - Needs to be in register file at start of stage

Observation

Value generated in execute or memory stage

Trick

- Pass value directly from generating instruction to decode stage
- Needs to be available at end of decode stage

Data Forwarding Example

demo-h2.ys


0x000: irmovl \$10,%edx 0x006: irmovl \$3,%eax

0x00c: nop
0x00d: nop

0x00e: addl %edx, %eax

0x010: halt

- irmovl in writeback stage
- Destination value in W pipeline register
- Forward as valB for decode stage



Bypass Paths

Decode Stage


- Forwarding logic selects valA and valB
- Normally from register file
- Forwarding: get valA or valB from later pipeline stage

Forwarding Sources

Execute: valE

■ Memory: valE, valM

■ Write back: valE, valM



Data Forwarding Example #2

demo-h0.ys

0x000: irmovl \$10,%edx

0x006: irmovl \$3,%eax

0x00c: addl %edx, %eax


0x00e: halt


Register %edx

- Generated by ALU during previous cycle
- Forward from memory as valA

Register %eax

- Value just generated by ALU
- Forward from execute as valB






Implementing Forwarding

- Add additional feedback paths from E, M, and W pipeline registers into decode stage
- Create logic blocks to select from multiple sources for valA and valB in decode stage

- 18 - CS:APP


Implementing Forwarding



```
## What should be the A value?
int new E valA = [
  # Use incremented PC
    D icode in { ICALL, IJXX } : D valP;
  # Forward valE from execute
    d srcA == E dstE : e valE;
  # Forward valM from memory
    d srcA == M dstM : m valM;
  # Forward valE from memory
    d srcA == M dstE : M valE;
  # Forward valM from write back
d srcA == W dstM : W valM;
  # Forward valE from write back
    d srcA == W dstE : W valE;
  # Use value read from register file
    1 : d rvalA;
];
```


CS:APP

Limitation of Forwarding



Load-use dependency


- Value needed by end of decode stage in cycle 7
- Value read from memory in memory stage of cycle 8



Avoiding Load/Use Hazard

demo-luh.vs 2 3 5 0x000: irmovl \$128, %edx D M W F 0x006: irmovl \$3,%ecx D M W 0x00c: rmmovl %ecx, 0(%edx) F M W F Ε 0x012: irmovl \$10,%ebx D M W 0x018: mrmovl 0(%edx),%eax # Load %eax Ε M bubble Ε 0x01e: addl %ebx, %eax # Use %eax F D 0x020: halt. F


- Stall using instruction for one cycle
- Can then pick up loaded value by forwarding from memory stage



10

11 12


Detecting Load/Use Hazard



Condition	Trigger
Load/Use Hazard	E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB }

CS:APP

Control for Load/Use Hazard



- Stall instructions in fetch and decode stages
- Inject bubble into execute stage

Condition	F	D	E	M	W
Load/Use Hazard	stall	stall	bubble	normal	normal

CS:APP


Branch Misprediction Example

```
0x000:
         xorl %eax,%eax
0 \times 002:
         ine t
                         # Not taken
0 \times 007:
         irmovl $1, %eax
                           # Fall through
0x00d:
         nop
0x00e:
         nop
0x00f:
         nop
0x010: halt
0x011: t: irmov1 $3, %edx
                           # Target (Should not execute)
0x017: irmovl $4, %ecx
                           # Should not execute
0x01d: irmovl $5, %edx
                           # Should not execute
```

Should only execute first 8 instructions

demo-j.ys

Handling Misprediction




Predict branch as taken

■ Fetch 2 instructions at target

Cancel when mispredicted


- Detect branch not-taken in execute stage
- On following cycle, replace instructions in execute and decode by bubbles
- No side effects have occurred yet

Detecting Mispredicted Branch



Condition	Trigger
Mispredicted Branch	E_icode = IJXX & !e_Bch

Control for Misprediction



Condition	F	D	Ш	M	W
Mispredicted Branch	normal	bubble	bubble	normal	normal

demo-retb.ys

Return Example

```
0x000:
         irmovl Stack,%esp # Initialize stack pointer
0 \times 006:
                         # Procedure call
         call p
0 \times 00 b:
         irmovl $5,%esi  # Return point
0x011:
         halt
0x020: pos 0x20
                           # procedure
0x020: p: irmovl $-1,%edi
0x026: ret
0x027: irmovl $1, %eax # Should not be executed
0x02d: irmov1 $2, %ecx # Should not be executed
0x033: irmov1 $3, %edx # Should not be executed
0x039:
         irmovl $4,%ebx
                           # Should not be executed
0x100: pos 0x100
0x100: Stack:
                           # Stack: Stack pointer
```

Previously executed three additional instructions

Correct Return Example

D

F

demo-retb

0x026: ret

bubble


bubble

bubble

0x00b: irmovl \$5,%esi # Return


As ret passes through pipeline, stall at fetch stage

- While in decode, execute, and memory stage
- Inject bubble into decode stage
- Release stall when reach write-back stage



F
valC f 5
rB f %esi

Detecting Return



Condition	Trigger
Processing ret	IRET in { D_icode, E_icode, M_icode }

Control for Return

demo-retb

0x026: ret

bubble

bubble

bubble

0x00b: irmovl \$5,%esi # Return

	F	D	E	М	W				
		F	D	E	М	W			
	,		F	D	E	М	W		
				F	D	Е	М	W	
F	Retur	n			F	D	Е	М	W

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal

Special Control Cases

Detection


Condition	Trigger
Processing ret	IRET in { D_icode, E_icode, M_icode }
Load/Use Hazard	E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB }
Mispredicted Branch	E_icode = IJXX & !e_Bch

Action (on next cycle)

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Mispredicted Branch	normal	bubble	bubble	normal	normal

CS:APP

Implementing Pipeline Control




- Combinational logic generates pipeline control signals
- Action occurs at start of following cycle

Initial Version of Pipeline Control

```
bool F stall =
    # Conditions for a load/use hazard
    E icode in { IMRMOVL, IPOPL } && E dstM in { d srcA, d srcB } | |
    # Stalling at fetch while ret passes through pipeline
    IRET in { D icode, E icode, M icode };
bool D stall =
    # Conditions for a load/use hazard
    E icode in { IMRMOVL, IPOPL } && E dstM in { d srcA, d srcB };
bool D bubble =
    # Mispredicted branch
     (E icode == IJXX && !e Bch) ||
    # Stalling at fetch while ret passes through pipeline
     IRET in { D icode, E icode, M icode };
bool E bubble =
    # Mispredicted branch
     (E icode == IJXX && !e Bch) ||
    # Load/use hazard
    E icode in { IMRMOVL, IPOPL } && E dstM in { d srcA, d srcB};
```

CS:APP

Control Combinations



Special cases that can arise on same clock cycle


Combination A

- Not-taken branch
- ret instruction at branch target

Combination B

- Instruction that reads from memory to %esp
- Followed by ret instruction

Control Combination A



Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Mispredicted Branch	normal	bubble	bubble	normal	normal
Combination	stall	bubble	bubble	normal	normal

- Should handle as mispredicted branch
- Stalls F pipeline register
- But PC selection logic will be using M_valM anyhow

Control Combination B



Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	bubble + stall	bubble	normal	normal

- Would attempt to bubble and stall pipeline register D
- Signaled by processor as pipeline error

Handling Control Combination B



Condition	Н	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	stall	bubble	normal	normal

- Load/use hazard should get priority
- ret instruction should be held in decode stage for additional cycle

Corrected Pipeline Control Logic

```
bool D_bubble =
    # Mispredicted branch
    (E_icode == IJXX && !e_Bch) ||
    # Stalling at fetch while ret passes through pipeline
    IRET in { D_icode, E_icode, M_icode }
        # but not condition for a load/use hazard
        && !(E_icode in { IMRMOVL, IPOPL }
              && E_dstM in { d_srcA, d_srcB });
```

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	stall	bubble	normal	normal

- Load/use hazard should get priority
- ret instruction should be held in decode stage for additional cycle

Pipeline Summary

Data Hazards

- Most handled by forwarding
 - No performance penalty
- Load/use hazard requires one cycle stall

Control Hazards

- Cancel instructions when detect mispredicted branch
 - Two clock cycles wasted
- Stall fetch stage while ret passes through pipeline
 - Three clock cycles wasted

Control Combinations

- Must analyze carefully
- First version had subtle bug
 - Only arises with unusual instruction combination