CS:APP Chapter 4 Computer Architecture Pipelined Implementation Part III

Randal E. Bryant

Carnegie Mellon University

http://csapp.cs.cmu.edu

CS:APP

Pipeline Stages

Fetch

- Select current PC
- Read instruction
- **Compute incremented PC**

Decode

■ Read program registers

Execute


Operate ALU

Memory

Read or write data memory

Write Back

■ Update register file



Overview

Make the pipelined processor work!

Data Hazards

- Instruction having register R as source follows shortly after instruction having register R as destination
- Common condition, don't want to slow down pipeline

Control Hazards

- Mispredict conditional branch
 - Our design predicts all branches as being taken
 - Naïve pipeline executes two extra instructions
- Getting return address for ret instruction
 - Naïve pipeline executes three extra instructions

Making Sure It Really Works

■ What if multiple special cases happen simultaneously?


– CS:APP

PIPE- Hardware

 Pipeline registers hold intermediate values from instruction execution


Forward (Upward) Paths

- Values passed from one stage to next
- Cannot jump past stages
 - e.g., valC passes through decode




CS:APP

Data Dependencies: 2 Nop's



Data Dependencies: No Nop




D

valA $\mathbf{f} R[\$edx] = 0$ valB $\mathbf{f} R[\$eax] = 0$

-6-

Stalling for Data Dependencies



- If instruction follows too closely after one that writes register, slow it down
- Hold instruction in decode
- Dynamically inject nop into execute stage

Stall Condition

Source Registers


srcA and srcB of current instruction in decode stage

Destination Registers

- dstE and dstM fields
- Instructions in execute, memory, and write-back stages


Special Case

- Don't stall for register ID 8
 - Indicates absence of register operand




-7- CS:APP -8-

Detecting Stall Condition




What Happens When Stalling?




	Cycle 8							
Write Back	bubble							
Memory	bubble							
Execute	0x00c: addl %edx,%eax							
Decode	0x00e: halt							
Fetch								

- Stalling instruction held back in decode stage
- Following instruction stays in fetch stage
- Bubbles injected into execute stage
 - Like dynamically generated nop's
 - Move through later stages

Stalling X3



Implementing Stalling




Pipeline Control

- 12 -

- Combinational logic detects stall condition
- Sets mode signals for how pipeline registers should update

Pipeline Register Modes



Data Forwarding

Naïve Pipeline

- Register isn't written until completion of write-back stage
- Source operands read from register file in decode stage
 - Needs to be in register file at start of stage

Observation


■ Value generated in execute or memory stage

Trick

- Pass value directly from generating instruction to decode stage
- Needs to be available at end of decode stage

-13 - CS:APP -14 - CS:APP

Data Forwarding Example



Bypass Paths

Decode Stage


- Forwarding logic selects valA and valB
- Normally from register file
- Forwarding: get valA or valB from later pipeline stage

Forwarding Sources

■ Execute: valE

■ Memory: valE, valM

■ Write back: valE, valM



-15- CS:APP -16-

Data Forwarding Example #2

demo-h0.ys 0x000: irmovl \$10,%edx 0x006: irmovl \$3,%eax 0x00c: addl %edx,%eax

Register %edx

Generated by ALU during previous cycle


0x00e: halt

Forward from memory as valA

Register %eax

- 17 -

- Value just generated by ALU
- Forward from execute as valB




W icode Val Val Val Val Memory M

Implementing Forwarding

- Add additional feedback paths from E, M, and W pipeline registers into decode stage
- Create logic blocks to select from multiple sources for valA and valB in decode stage


– 18 – CS:APP

Implementing Forwarding




```
## What should be the A value?
int new E valA = [
  # Use incremented PC
     D icode in { ICALL, IJXX } : D valP;
  # Forward valE from execute
     d srcA == E dstE : e valE;
  # Forward valM from memory
     d srcA == M dstM : m valM;
  # Forward valE from memory
     d srcA == M dstE : M valE;
  # Forward valM from write back
d srcA == W dstM : W valM;
  # Forward valE from write back
     d srcA == W dstE : W valE;
  # Use value read from register file
     1 : d rvalA;
1;
```

Limitation of Forwarding




CS:APP - 20 - CS:APP

Avoiding Load/Use Hazard



-21 -


Control for Load/Use Hazard



- Stall instructions in fetch and decode stages
- Inject bubble into execute stage

Condition	F	D	E	M	W
Load/Use Hazard	stall	stall	bubble	normal	normal

Detecting Load/Use Hazard



Condition	Trigger
Load/Use Hazard	E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB }

- 22 - CS:APP

Branch Misprediction Example


```
demo-j.ys
```

```
0x000:
          xorl %eax,%eax
0x002:
          ine t
                               # Not taken
0x007:
          irmovl $1, %eax
                              # Fall through
0x00d:
          nop
0x00e:
          nop
0x00f:
          nop
0x010:
          halt
0x011: t: irmov1 $3, %edx
                              # Target (Should not execute)
0 \times 017:
          irmovl $4, %ecx
                              # Should not execute
0x01d:
          irmovl $5, %edx
                              # Should not execute
```

■ Should only execute first 8 instructions

- 23 - CS:APP - 24 - CS:APP

Handling Misprediction



Predict branch as taken


■ Fetch 2 instructions at target

Cancel when mispredicted

- Detect branch not-taken in execute stage
- On following cycle, replace instructions in execute and decode by bubbles
- No side effects have occurred yet


- 25 - CS:APP - 26 - CS:APP

Control for Misprediction



Condition	F	D	E	M	W
Mispredicted Branch	normal	bubble	bubble	normal	normal

Detecting Mispredicted Branch



Condition	Trigger
Mispredicted Branch	E_icode = IJXX & !e_Bch

Return Example

demo-retb.ys

```
0x000:
          irmovl Stack, %esp
                              # Initialize stack pointer
0x006:
                               # Procedure call
          call p
0x00b:
          irmovl $5,%esi
                              # Return point
0x011:
          halt
0x020: .pos 0x20
0x020: p: irmovl $-1,%edi
                              # procedure
0x026:
0 \times 027:
          irmovl $1,%eax
                              # Should not be executed
0x02d:
          irmovl $2, %ecx
                              # Should not be executed
0x033:
          irmov1 $3,%edx
                               # Should not be executed
                              # Should not be executed
0x039:
          irmovl $4,%ebx
0x100: .pos 0x100
0x100: Stack:
                              # Stack: Stack pointer
```

Previously executed three additional instructions

- 27 - CS:APP - 28 - CS:APP

Correct Return Example

demo-retb


0x026: D Ε M F bubble D Е Μ W bubble D Е М W F D Ε М bubble F D Е M W irmovl \$5,%esi # Return 0x00b: W

- As ret passes through pipeline, stall at fetch stage
 - While in decode, execute, and memory stage
- Inject bubble into decode stage
- Release stall when reach write-back stage



valM = 0x0b

Detecting Return



Condition	Trigger
Processing ret	IRET in { D_icode, E_icode, M_icode }

- 29 - CS:APP - 30 - CS:APP

Control for Return

demo-retb

0x026:	ret	F	D	Е	М	W				
	bubble		F	D	Е	М	W			
	bubble			F	D	Е	М	W		
	bubble				F	D	Е	М	W	
0x00b:	irmovl \$5,%esi # 1	Retur	n			F	D	Е	М	W

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal

Special Control Cases


Detection

Condition	Trigger
Processing ret	IRET in { D_icode, E_icode, M_icode }
Load/Use Hazard	E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB }
Mispredicted Branch	E_icode = IJXX & !e_Bch

Action (on next cycle)

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Mispredicted Branch	normal	bubble	bubble	normal	normal


Implementing Pipeline Control



- Combinational logic generates pipeline control signals
- Action occurs at start of following cycle

- 33 - CS:APP

Control Combinations



Special cases that can arise on same clock cycle

Combination A

- Not-taken branch
- ret instruction at branch target


Combination B

- Instruction that reads from memory to %esp
- Followed by ret instruction

Initial Version of Pipeline Control

```
bool F stall =
      # Conditions for a load/use hazard
      E icode in { IMRMOVL, IPOPL } && E dstM in { d srcA, d srcB } ||
      # Stalling at fetch while ret passes through pipeline
      IRET in { D icode, E icode, M icode };
bool D stall =
      # Conditions for a load/use hazard
      E icode in { IMRMOVL, IPOPL } && E dstM in { d srcA, d srcB };
 bool D bubble =
      # Mispredicted branch
      (E icode == IJXX && !e Bch) ||
      # Stalling at fetch while ret passes through pipeline
      IRET in { D icode, E icode, M icode };
 bool E bubble =
      # Mispredicted branch
      (E icode == IJXX && !e Bch) ||
      # Load/use hazard
      E icode in { IMRMOVL, IPOPL } && E dstM in { d srcA, d srcB};
- 34 -
                                                              CS:APP
```

Control Combination A



Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Mispredicted Branch	normal	bubble	bubble	normal	normal
Combination	stall	bubble	bubble	normal	normal

- Should handle as mispredicted branch
- Stalls F pipeline register
- But PC selection logic will be using M_valM anyhow

- 35 - CS:APP - 36 - CS:APP

Control Combination B



Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	bubble + stall	bubble	normal	normal

- Would attempt to bubble and stall pipeline register D
- Signaled by processor as pipeline error

-37 - CS:APP -38 - CS:APP

Corrected Pipeline Control Logic

```
bool D_bubble =
    # Mispredicted branch
    (E_icode == IJXX && !e_Bch) ||
    # Stalling at fetch while ret passes through pipeline
    IRET in { D_icode, E_icode, M_icode }
        # but not condition for a load/use hazard
    && !(E_icode in { IMRMOVL, IPOPL }
        && E_dstM in { d_srcA, d_srcB });
```

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	stall	bubble	normal	normal

- Load/use hazard should get priority
- ret instruction should be held in decode stage for additional cycle

Handling Control Combination B



Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	stall	bubble	normal	normal

- Load/use hazard should get priority
- ret instruction should be held in decode stage for additional cycle

Pipeline Summary

Data Hazards

- Most handled by forwarding
 - No performance penalty
- Load/use hazard requires one cycle stall

Control Hazards

- Cancel instructions when detect mispredicted branch
 - Two clock cycles wasted
- Stall fetch stage while ret passes through pipeline
 - Three clock cycles wasted

Control Combinations

- Must analyze carefully
- First version had subtle bug
 - Only arises with unusual instruction combination