15-213

"The course that gives CMU its Zip!"

Code Optimization II: Machine Dependent Optimizations Oct. 1, 2002

Topics

- Machine-Dependent Optimizations
- Pointer code
 Unrolling
 Enabling instruction level parallelism
- Understanding Processor Operation
 Translation of instructions into operations
 Out-of-order execution of operations
- Branches and Branch Prediction
- Advice

class11.ppt

Previous Best Combining Code

```
void combine4(vec_ptr v, int *dest)
  int i;
int length = vec_length(v);
  int *data = get_vec_start(v);
int sum = 0;
  for (i = 0; i < length; i++)
sum += data[i];
  *dest = sum;
```

Task

- Compute sum of all elements in vector
- Vector represented by C-style abstract data type
- Achieved CPE of 2.00
 - Cycles per element

15-213, F'02 -2-

General Forms of Combining

```
void abstract_combine4(vec_ptr v, data_t *dest)
  int i;
  int length = vec_length(v);
data_t *data = get_vec_start(v);
  data_t = IDENT;
for (i = 0; i < length; i++)
  t = t OP data[i];
   *dest = t;
```

Data Types

- Use different declarations
- for data_t ■ int
- float
- double

Operations

■ Use different definitions of OP and IDENT

15-213. F'02

- **+ /** 0
- ***** / 1

Machine Independent Opt. Results

Optimizations

■ Reduce function calls and memory references within loop

- reduce fallotion daile and memory references within loop				
Method	Integer		Floatin	g Point
	+ *		+	*
Abstract -g	42.06	41.86	41.44	160.00
Abstract -O2	31.25	33.25	31.25	143.00
Move vec_length	20.66	21.25	21.15	135.00
data access	6.00	9.00	8.00	\ \ \ \ 117.00
Accum. in temp	2.00	4.00	3.00	5.00

Performance Anomaly-

- Computing FP product of all elements exceptionally slow.
- Very large speedup when accumulate in temporary
- Caused by quirk of IA32 floating point
 - Memory uses 64-bit format, register use 80
- Benchmark data caused overflow of 64 bits, but not 80

Pointer Code

```
void combine4p(vec_ptr v, int *dest)
{
  int length = vec_length(v);
  int *data = get_vec_start(v);
  int *dend = data+length;
  int sum = 0;
  while (data < dend) {
    sum += *data;
    data++;
  }
  *dest = sum;
}</pre>
```

Optimization

- Use pointers rather than array references
- CPE: 3.00 (Compiled -O2)

●Oops! We're not making progress here!

Warning: Some compilers do better job optimizing array code

-5- 15-213, F'0

Pointer vs. Array Code Inner Loops

Array Code

```
.L24:  # Loop:

addl (%eax,%edx,4),%ecx # sum += data[i]

incl %edx # i++

cmpl %esi,%edx # i:length

jl .L24 # if < goto Loop
```

Pointer Code


.L30:	#	Loop:
addl (%eax),%ecx	#	sum += *data
addl \$4,%eax	#	data ++
cmpl %edx,%eax	#	data:dend
jb .L30	#	if < goto Loop

Performance

- Array Code: 4 instructions in 2 clock cycles
- Pointer Code: Almost same 4 instructions in 3 clock cycles

15-213, F'02

Modern CPU Design



15-213. F'02

CPU Capabilities of Pentium III

Multiple Instructions Can Execute in Parallel


- 1 load
- 1 store
- 2 integer (one may be branch)
- 1 FP Addition
- 1 FP Multiplication or Division

Some Instructions Take > 1 Cycle, but Can be Pipelined

Instruction	Latency	Cycles/Issue	
■ Load / Store	3	1	
■ Integer Multiply	4	1	
■ Integer Divide	36	36	
■ Double/Single FP N	Multiply 5	2	
■ Double/Single FP	Add 3	1	
。■ Double/Single FP [Divide 38	38	15-213 E'03

Page 2

Instruction Control



Grabs Instruction Bytes From Memory

- Based on current PC + predicted targets for predicted branches
- Hardware dynamically guesses whether branches taken/not taken and (possibly) branch target

Translates Instructions Into Operations

- Primitive steps required to perform instruction
- Typical instruction requires 1-3 operations

Converts Register References Into Tags


Abstract identifier linking destination of one operation with sources of 9_ later operations 15-213, F'02

Translation Example

Version of Combine4


■ Integer data, multiply operation

Translation of First Iteration



- 10 - 15-213, F'02

Translation Example #1



- Split into two operations
 - load reads from memory to generate temporary result t.1
 - Multiply operation just operates on registers
- Operands
 - Registers %eax does not change in loop. Values will be retrieved from register file during decoding
 - Register %ecx changes on every iteration. Uniquely identify different versions as %ecx.0, %ecx.1, %ecx.2, ...
 - » Register renaming
 - » Values passed directly from producer to consumers

Translation Example #2




■ Register %edx changes on each iteration. Rename as %edx.0, %edx.1, %edx.2, ...

-11- 15-213, F¹02 -12- 15-213, F¹02

Translation Example #3





- Condition codes are treated similar to registers
- Assign tag to define connection between producer and consumer.

Translation Example #4


jl .L24

jl-taken cc.1

- Instruction control unit determines destination of jump
- Predicts whether will be taken and target
- Starts fetching instruction at predicted destination
- Execution unit simply checks whether or not prediction was OK
- If not, it signals instruction control
 - Instruction control then "invalidates" any operations generated from misfetched instructions
 - Begins fetching and decoding instructions at correct target

-13 - 15-213, F'02 -14 - 15-213, F'02 15-213

Visualizing Operations



load (%eax,%edx,4) → t.1
imull t.1, %ecx.0 → %ecx.1
incl %edx.0 → %edx.1
cmpl %esi, %edx.1 → cc.1
jl-taken cc.1


Operations


- Vertical position denotes time at which executed
 - Cannot begin operation until operands available
- Height denotes latency

Operands

Arcs shown only for operands that are passed within execution unit 15-213, F'02

Visualizing Operations (cont.)






Operations

Same as before, except that add has latency of 1


16 – 15-213. F'02

Page 4

3 Iterations of Combining Product



4 Iterations of Combining Sum




Unlimited Resource Analysis

Performance

- Can begin a new iteration on each clock cycle
- Should give CPE of 1.0
- Would require executing 4 integer operations in parallel

- 18 - 15-213, F'02

Combining Sum: Resource Constraints



Performance

■ Sustain CPE of 2.0
-19 - 15-213, F'02


Loop Unrolling

Optimization


- Combine multiple iterations into single loop body
- Amortizes loop overhead across multiple iterations
- Finish extras at end
- Measured CPE = 1.33

15-213. F'02





Executing with Loop Unrolling



CPE of 1.33

One iteration every 4 cycles

15-213, F'02

Effect of Unrolling

Unrollin	g Degree	1	2	3	4	8	16
Integer	Sum	2.00	1.50	1.33	1.50	1.25	1.06
Integer	Product	4.00					
FP	Sum	3.00					
FP	Product	5.00					

- Only helps integer sum for our examples
 - Other cases constrained by functional unit latencies
- Effect is nonlinear with degree of unrolling
 - Many subtle effects determine exact scheduling of operations

Serial Computation Computation X₄

X₅

X₆

N

X₇

X₈

X₉

X₁₀

X₁₁

X₁₁ ■ N elements, D cycles/operation -24-

- 23 -15-213. F'02

Parallel Loop Unrolling

```
void combine6(vec_ptr v, int *dest)
{
  int length = vec_length(v);
  int limit = length-1;
  int *data = get_vec_start(v);
  int x0 = 1;
  int x1 = 1;
  int i;
  /* Combine 2 elements at a time */
  for (i = 0; i < limit; i+=2) {
    x0 *= data[i];
    x1 *= data[i+1];
  }
  /* Finish any remaining elements */
  for (; i < length; i++) {
    x0 *= data[i];
  }
  *dest = x0 * x1;
}
</pre>
```

Code Version

■ Integer product

Optimization

- Accumulate in two different products
 Can be performed simultaneously
- Combine at end


Performance

- CPE = 2.0
- 2X performance

15-213, F'02

Dual Product Computation

Computation



Requirements for Parallel Computation


Mathematical

- Combining operation must be associative & commutative
 - OK for integer multiplication
 - Not strictly true for floating point
 - » OK for most applications

Hardware


- Pipelined functional units
- Ability to dynamically extract parallelism from code

Visualizing Parallel Loop



-27 - 15-213, F'02 -28 - 15-213, F'02 15-213, F'02

Executing with Parallel Loop




Optimization Results for Combining

Method	Integer		Floating	Point
	+	*	+	*
Abstract -g	42.06	41.86	41.44	160.00
Abstract -O2	31.25	33.25	31.25	143.00
Move vec length	20.66	21.25	21.15	135.00
data access	6.00	9.00	8.00	117.00
Accum. in temp	2.00	4.00	3.00	5.00
Pointer	3.00	4.00	3.00	5.00
Unroll 4	1.50	4.00	3.00	5.00
Unroll 16	1.06	4.00	3.00	5.00
2 X 2	1.50	2.00	2.00	2.50
4 X 4	1.50	2.00	1.50	2.50
8 X 4	1.25	1.25	1.50	2.00
Theoretical Opt.	1.00	1.00	1.00	2.00
Worst : Best	39.7	33.5	27.6	80.0

15-213, F'02 - 30 -

Parallel Unrolling: Method #2



Code Version

■ Integer product

Optimization

- Multiply pairs of elements together
- And then update product
- "Tree height reduction"

Performance

■ CPE = 2.5

Method #2 Computation

Computation


Performance

- N elements, D cycles/operation
- Should be (N/2+1)*D cycles
- CPE = 2.0

■ Meas	ured CPE woi	rse	
× ₉	Unrolling	CPE (measured)	(the
x , x,	2	2.50	
_ t, t,	2	1.67	

* * * * *	Unrolling	(measured)	(theoretical)	
* *x ₁₀ x ₁₁	2	2.50	2.00	
	3	1.67	1.33	
	4	1.50	1.00	
*	6	1.78	1.00	
▼ .			-	

15-213, F'02 -32-15-213. F'02



Limitations of Parallel Execution

Need Lots of Registers

- To hold sums/products
- Only 6 usable integer registers
 - Also needed for pointers, loop conditions
- 8 FP registers
- When not enough registers, must spill temporaries onto stack
 - · Wipes out any performance gains
- Not helped by renaming
 - Cannot reference more operands than instruction set allows
 - Major drawback of IA32 instruction set


-34 - 15-213, F'02

Register Spilling Example

Example

- 33 -

- 8 X 8 integer product
- 7 local variables share 1 register
- See that are storing locals on stack
- E.g., at -8(%ebp)



Summary: Results for Pentium III

Method	Integer		Floatin	g Point
	+	*	+	*
Abstract -g	42.06	41.86	41.44	160.00
Abstract -O2	31.25	33.25	31.25	143.00
Move vec_length	20.66	21.25	21.15	135.00
data access	6.00	9.00	8.00	117.00
Accum. in temp	2.00	4.00	3.00	5.00
Unroll 4	1.50	4.00	3.00	5.00
Unroll 16	1.06	4.00	3.00	5.00
4 X 2	1.50	2.00	1.50	2.50
8 X 4	1.25	1.25	1.50	2.00
8 X 8	1.88	1.88	1.75	2.00
Worst : Best	39.7	33.5	27.6	80.0

- Biggest gain doing basic optimizations
- But, last little bit helps

- 35 - 15-213, F¹02 - 36 - 15-213, F¹02

Results for Alpha Processor

Method	Integer		Floatin	g Point
	+	*	+	*
Abstract -g	40.14	47.14	52.07	53.71
Abstract -O2	25.08	36.05	37.37	32.02
Move vec_length	19.19	32.18	28.73	32.73
data access	6.26	12.52	13.26	13.01
Accum. in temp	1.76	9.01	8.08	8.01
Unroll 4	1.51	9.01	6.32	6.32
Unroll 16	1.25	9.01	6.33	6.22
4 X 2	1.19	4.69	4.44	4.45
8 X 4	1.15	4.12	2.34	2.01
8 X 8	1.11	4.24	2.36	2.08
Worst : Best	36.2	11.4	22.3	26.7

- Overall trends very similar to those for Pentium III.
- Even though very different architecture and compiler

15-213, F'02 - 37 -

Results for Pentium 4

Method	Intege	er	Floating	ıg Point	
	+	*	+	*	
Abstract -g	35.25	35.34	35.85	38.00	
Abstract -O2	26.52	30.26	31.55	32.00	
Move vec length	18.00	25.71	23.36	24.25	
data access	3.39	31.56	27.50	28.35	
Accum. in temp	2.00	14.00	5.00	7.00	
Unroll 4	1.01	14.00	5.00	7.00	
Unroll 16	1.00	14.00	5.00	7.00	
4 X 2	1.02	7.00	2.63	3.50	
8 X 4	1.01	3.98	1.82	2.00	
8 X 8	1.63	4.50	2.42	2.31	
Worst : Best	35.2	8.9	19.7	19.0	

- Higher latencies (int * = 14, fp + = 5.0, fp * = 7.0)
 - Clock runs at 2.0 GHz
 - Not an improvement over 1.0 GHz P3 for integer *

■ Avoids FP multiplication anomaly 15-213, F'02

What About Branches?

Challenge


- Instruction Control Unit must work well ahead of Exec. Unit
 - To generate enough operations to keep EU busy

80489f3: 80489f8:	movl xorl	<pre>\$0x1,%ecx %edx,%edx</pre>	}	Executing
80489fa: 80489fc: 80489fe: 8048a00:	cmpl jnl movl imull	%esi,%edx 8048a25 %esi,%esi (%eax,%edx,4),%ecx	}	Fetching & Decoding

■ When encounters conditional branch, cannot reliably determine where to continue fetching

Branch Outcomes

- When encounter conditional branch, cannot determine where to continue fetching
 - Branch Taken: Transfer control to branch target
 - Branch Not-Taken: Continue with next instruction in sequence
- Cannot resolve until outcome determined by branch/integer unit




- 39 -15-213. F'02 -40-15-213. F'02

Branch Prediction

Idea


- 41 -

- Guess which way branch will go
- Begin executing instructions at predicted position
 - But don't actually modify register or memory data




15-213. F'02


Branch Prediction Through Loop



Branch Misprediction Invalidation



Branch Misprediction Recovery



Performance Cost

- Misprediction on Pentium III wastes ~14 clock cycles
- That's a lot of time on a high performance processor

- 44 - 15-213, F'02

15-213. F'02

Avoiding Branches

On Modern Processor, Branches Very Expensive

- Unless prediction can be reliable
- When possible, best to avoid altogether

Example

- Compute maximum of two values
 - 14 cycles when prediction correct
 - 29 cycles when incorrect

```
movl 12(%ebp),%edx # Get y
movl 8(%ebp),%eax # rval=x
cmpl %edx,%eax # rval=y
jge Ll1 # skip when >=
movl 12(%ebp),%edx # get y
movl 8(%ebp),%eax # rval=y
Ll1:
```

- 45 - 15-213, F'02

Avoiding Branches with Bit Tricks

■ In style of Lab #1

-46-

■ Use masking rather than conditionals

```
int bmax(int x, int y)
{
  int mask = -(x>y);
  return (mask & x) | (~mask & y);
}
```

- Compiler still uses conditional
 - 16 cycles when predict correctly
 - 32 cycles when mispredict

```
xorl %edx,%edx  # mask = 0
movl 8(%ebp),%eax
movl 12(%ebp),%ecx
cmpl %ecx,%eax
jle L13  # skip if x<=y
movl $-1,%edx  # mask = -1
L13:</pre>
```

15-213, F'02

Avoiding Branches with Bit Tricks

Force compiler to generate desired code

- volatile declaration forces value to be written to memory
 - Compiler must therefore generate code to compute t
 - Simplest way is setg/movzbl combination
- Not very elegant!
- A hack to get control over compiler
- 22 clock cycles on all data
 - Better than misprediction

Conditional Move

- Added with P6 microarchitecture (PentiumPro onward)
- cmovXXl %edx, %eax
- If condition xx holds, copy %edx to %eax
- Doesn't involve any branching
- Handled as operation within Execution Unit

```
movl 8(%ebp),%edx # Get x
movl 12(%ebp),%eax # rval=y
cmpl %edx, %eax # rvalix
cmovll %edx,%eax # If <, rval=x
```

- Current version of GCC won't use this instruction
 - Thinks it's compiling for a 386
- Performance
 - 14 cycles on all data

- 47 - 15-213, F¹02 - 48 - 15-213, F¹02

Machine-Dependent Opt. Summary

Pointer Code

■ Look carefully at generated code to see whether helpful

Loop Unrolling

- Some compilers do this automatically
- Generally not as clever as what can achieve by hand

Exposing Instruction-Level Parallelism

■ Very machine dependent

Warning:

- Benefits depend heavily on particular machine
- Best if performed by compiler
 - But GCC on IA32/Linux is not very good
- Do only for performance-critical parts of code

Role of Programmer

How should I write my programs, given that I have a good, optimizing compiler?

Don't: Smash Code into Oblivion

■ Hard to read, maintain, & assure correctness

Do:

15-213, F'02

- Select best algorithm
- Write code that's readable & maintainable
 - Procedures, recursion, without built-in constant limits
 - Even though these factors can slow down code
- Eliminate optimization blockers
 - Allows compiler to do its job

Focus on Inner Loops

- Do detailed optimizations where code will be executed repeatedly
- Will get most performance gain here

15-213, F1