15-213

"The course that gives CMU its Zip!"

Machine-Level Programming I: Introduction Sept. 10, 2002

Topics

- Assembly Programmer's Execution Model
- Accessing Information
 - Registers
 - Memory
- Arithmetic operations

IA32 Processors

Totally Dominate Computer Market

Evolutionary Design

- **Starting in 1978 with 8086**
- Added more features as time goes on
- Still support old features, although obsolete

Complex Instruction Set Computer (CISC)

- Many different instructions with many different formats
 - But, only small subset encountered with Linux programs
- Hard to match performance of Reduced Instruction Set Computers (RISC)
- But, Intel has done just that!

-2- 15-213, F'02

X86 Evolution: Programmer's View

Name Date Transistors 8086 1978 29K

- 16-bit processor. Basis for IBM PC & DOS
- Limited to 1MB address space. DOS only gives you 640K

80286 1982 134K

- Added elaborate, but not very useful, addressing scheme
- Basis for IBM PC-AT and Windows

386 1985 275K

- Extended to 32 bits. Added "flat addressing"
- Capable of running Unix
- Linux/gcc uses no instructions introduced in later models

X86 Evolution: Programmer's View

NameDateTransistors48619891.9MPentium19933.1MPentium/MMX19974.5M

■ Added special collection of instructions for operating on 64bit vectors of 1, 2, or 4 byte integer data

PentiumPro 1995 6.5M

- Added conditional move instructions
- Big change in underlying microarchitecture

X86 Evolution: Programmer's View

Name Date Transistors

Pentium III 1999 8.2M

- Added "streaming SIMD" instructions for operating on 128-bit vectors of 1, 2, or 4 byte integer or floating point data
- Our fish machines

-5-

Pentium 4 2001 42M

Added 8-byte formats and 144 new instructions for streaming SIMD mode

15-213, F'02

X86 Evolution: Clones

Advanced Micro Devices (AMD)

- Historically
 - AMD has followed just behind Intel
 - A little bit slower, a lot cheaper
- Recently
 - Recruited top circuit designers from Digital Equipment Corp.
 - Exploited fact that Intel distracted by IA64
 - Now are close competitors to Intel
- **■** Developing own extension to 64-bits

-6- 15-213, F'02

X86 Evolution: Clones

Transmeta

- Recent start-up
 - Employer of Linus Torvalds
- Radically different approach to implementation
 - Translates x86 code into "Very Long Instruction Word" (VLIW)
 code
 - High degree of parallelism
- Shooting for low-power market

-7- 15-213, F'02

New Species: IA64

Name Date Transistors


Itanium 2001 10M

- Extends to IA64, a 64-bit architecture
- Radically new instruction set designed for high performance
- Will be able to run existing IA32 programs
 - On-board "x86 engine"
- Joint project with Hewlett-Packard

Itanium 2 2002 221M

■ Big performance boost

Assembly Programmer's View




- EIP
 - Register File
 - Heavily used program data
 - Condition Codes
 - Store status information about most recent arithmetic operation
 - Used for conditional branching

- Memory
 - Byte addressable array
 - Code, user data, (some) OS data
 - Includes stack used to support procedures 15-213, F'02

Turning C into Object Code

- Code in files p1.c p2.c
- Compile with command: gcc -0 p1.c p2.c -o p
 - ●Use optimizations (-0)
 - Put resulting binary in file p



15-213, F'02

Compiling Into Assembly

C Code

```
int sum(int x, int y)
{
  int t = x+y;
  return t;
}
```

Generated Assembly

```
_sum:
    pushl %ebp
    movl %esp,%ebp
    movl 12(%ebp),%eax
    addl 8(%ebp),%eax
    movl %ebp,%esp
    popl %ebp
    ret
```

Obtain with command

```
gcc -0 -S code.c
```

Produces file code, s

Assembly Characteristics

Minimal Data Types

- "Integer" data of 1, 2, or 4 bytes
 - Data values
 - Addresses (untyped pointers)
- Floating point data of 4, 8, or 10 bytes
- No aggregate types such as arrays or structures
 - Just contiguously allocated bytes in memory

Primitive Operations

- Perform arithmetic function on register or memory data
- Transfer data between memory and register
 - Load data from memory into register
 - Store register data into memory
- Transfer control
 - Unconditional jumps to/from procedures
 - Conditional branches

Object Code

Total of 13

instruction 1.

2, or 3 bytes

bytes

Starts at

address

 0×401040

Each

Code for sum

0x401040 <sum>:

0x55 0x89 0xe5

0x8b

0x45

0x0c

0x03

0x45

80x0

0x89

0xec

0x5d

0xc3

Assembler

- Translates .s into .o
- Binary encoding of each instruction
- Nearly-complete image of executable code
- Missing linkages between code in different files

Linker

- Resolves references between files
- Combines with static run-time libraries
 - E.g., code for malloc, printf
- Some libraries are *dynamically linked*
 - Linking occurs when program begins execution

Machine Instruction Example

addl 8(%ebp),%eax

Similar to expression

x += y

0x401046: 03 45 08

C Code

Add two signed integers

Assembly

- Add 2 4-byte integers
 - "Long" words in GCC parlance
 - Same instruction whether signed or unsigned
- Operands:

x: Register %eax

y: Memory M[%ebp+8]

t: Register %eax

» Return function value in %eax

Object Code

- 3-byte instruction
- Stored at address 0x401046

Disassembling Object Code

Disassembled

00401040	<_sum>:		
0:	55	push	%ebp
1:	89 e5	mov	%esp,%ebp
3:	8b 45 0c	mov	0xc(%ebp),%eax
6:	03 45 08	add	0x8(%ebp),%eax
9:	89 ec	mov	%ebp,%esp
b:	5d	pop	%ebp
c:	c3	ret	
d:	8d 76 00	lea	0x0(%esi),%esi

Disassembler

objdump -d p

- Useful tool for examining object code
- Analyzes bit pattern of series of instructions
- Produces approximate rendition of assembly code
- Can be run on either a.out (complete executable) or .o file

15-213, F'02

Alternate Disassembly

Object

0x89

0xec

0x5d

0xc3

Disassembled

Object			
0x401040:	0x401040 <sum>:</sum>	push	%ebp
0x55	0x401041 <sum+1>:</sum+1>	mov	%esp,%ebp
0x89	0x401043 <sum+3>:</sum+3>	mov	<pre>0xc(%ebp),%eax</pre>
0xe5	0x401046 <sum+6>:</sum+6>	add	0x8(%ebp),%eax
0x8b	0x401049 <sum+9>:</sum+9>	mov	%ebp,%esp
0×45	0x40104b <sum+11>:</sum+11>	pop	%ebp
0x0c	0x40104c <sum+12>:</sum+12>	ret	
0x03	0x40104d <sum+13>:</sum+13>	1ea	0x0(%esi),%esi
0 x4 5			
0x08			
	Militaine en elle Delevine		

Within gdb Debugger

gdb p

disassemble sum

■ Disassemble procedure

x/13b sum

■ Examine the 13 bytes starting at sum

What Can be Disassembled?

```
% objdump -d WINWORD.EXE
WINWORD.EXE:
               file format pei-i386
No symbols in "WINWORD.EXE".
Disassembly of section .text:
30001000 <.text>:
30001000: 55
                        push
                               %ebp
30001001: 8b ec
                        mov
                               %esp,%ebp
30001003: 6a ff push $0xffffffff
30001005: 68 90 10 00 30 push $0x30001090
                               $0x304cdc91
3000100a: 68 91 dc 4c 30 push
```

- Anything that can be interpreted as executable code
- Disassembler examines bytes and reconstructs assembly source

15-213, F'02

Moving Data

Moving Data

mov1 Source, Dest:

- Move 4-byte ("long") word
- Lots of these in typical code

Operand Types

- Immediate: Constant integer data
 - Like C constant, but prefixed with '\$'
 - E.g., \$0x400, \$-533
 - Encoded with 1, 2, or 4 bytes
- Register: One of 8 integer registers
 - But %esp and %ebp reserved for special use
 - Others have special uses for particular instructions
- Memory: 4 consecutive bytes of memory
 - Various "address modes"



mov1 Operand Combinations

Source Destination C Analog

Cannot do memory-memory transfers with single instruction

15-213, F'02

Simple Addressing Modes

Normal (R) Mem[Reg[R]]

Register R specifies memory address

```
movl (%ecx),%eax
```

Displacement D(R) Mem[Reg[R]+D]

- Register R specifies start of memory region
- Constant displacement D specifies offset

```
mov1 8 (%ebp), %edx
```

Using Simple Addressing Modes

```
void swap(int *xp, int *yp)
{
  int t0 = *xp;
  int t1 = *yp;
  *xp = t1;
  *yp = t0;
}
```

```
swap:
   pushl %ebp
                           Set
   movl %esp,%ebp
   pushl %ebx
   movl 12 (%ebp), %ecx
   mov1 8 (%ebp), %edx
   movl (%ecx), %eax
                           Body
   movl (%edx),%ebx
   movl %eax, (%edx)
   movl %ebx, (%ecx)
   movl -4(%ebp),%ebx
   movl %ebp,%esp
popl %ebp
   ret
```

- 21 - 15-213, F'02

Understanding Swap

```
void swap(int *xp, int *yp)
{
  int t0 = *xp;
  int t1 = *yp;
  *xp = t1;
  *yp = t0;
}
```

Variable

yp

xp

t1

t0

movl	12 (%ebp), %e
movl	8 (%ebp), %ed
movl	(%ecx),%eax
movl	(%edx),%ebx

```
Offset

12 yp

8 xp

4 Rtn adr

0 Old %ebp

-4 Old %ebx
```

```
movl 12(%ebp),%ecx # ecx = yp
movl 8(%ebp),%edx # edx = xp
movl (%ecx),%eax # eax = *yp (t1)
movl (%edx),%ebx # ebx = *xp (t0)
movl %eax,(%edx) # *xp = eax
movl %ebx,(%ecx) # *yp = ebx
15-213, F'02
```

Register

%ecx

%edx

%eax

%ebx

0-124

Understanding Swap

%eax

%edx

%ecx

%ebx

%esi

%edi

%esp

%ebp 0x104

		123	UXIZ4
•		456	0 x 120
			0x11c
			0x118
	Offset		0x114
ур	12	0x120	0x110
хp	8	0x124	0x10c
	4	Rtn adr	0x108
%ebp	→ 0		0x104
	-4		0x100

122

```
movl 12(%ebp),%ecx # ecx = yp
movl 8(%ebp),%edx # edx = xp
movl (%ecx),%eax # eax = *yp (t1)
movl (%edx),%ebx # ebx = *xp (t0)
movl %eax,(%edx) # *xp = eax
movl %ebx,(%ecx) # *yp = ebx
```

0--124

Understanding Swap

%eax

%ecx 0x120

%ebx

%esi

%edi

%esp

%ebp 0x104

AK.		123	0x124
-		456	0x120
			0x11c
			0x118
	Offset		0x114
ур	12	0x120	0x110
хp	8	0x124	0x10c
	4	Rtn adr	0x108
%ebp	→ 0		0x104
	-4		0x100

```
movl 12(%ebp),%ecx # ecx = yp
movl 8(%ebp),%edx # edx = xp
movl (%ecx),%eax # eax = *yp (t1)
movl (%edx),%ebx # ebx = *xp (t0)
movl %eax,(%edx) # *xp = eax
movl %ebx,(%ecx) # *yp = ebx
```

0-104

15-213, F'02

Understanding Swap

 %eax

 %edx
 0x124

 %ecx
 0x120

 %ebx
 \$esi

 %edi
 \$esp

0x104

%ebp

-25-

ap		123	0x124
-		456	0x120
			0x11c
			0x118
	Offset		0x114
ур	12	0x120	0x110
хр	8	0x124	0x10c
	4	Rtn adr	0x108
%ebp	→ 0		0x104
	-4		0x100

```
movl 12(%ebp),%ecx # ecx = yp
movl 8(%ebp),%edx # edx = xp
movl (%ecx),%eax # eax = *yp (t1)
movl (%edx),%ebx # ebx = *xp (t0)
movl %eax,(%edx) # *xp = eax
movl %ebx,(%ecx) # *yp = ebx
```

Understanding Swap

%eax	456
%edx	0x124
%ecx	0 x 120
%ebx	
%esi	
%edi	
%esp	
%ebp	0x104

-26-

ap		123	0x124
-		456	0x120
			0x11c
			0x118
Offs	et		0x114
yp 1	.2	0x120	0x110
хp	8	0x124	0x10c
	4	Rtn adr	0x108
%ebp →	0		0x104
-	-4		0x100

```
movl 12(%ebp),%ecx # ecx = yp
movl 8(%ebp),%edx # edx = xp
movl (%ecx),%eax # eax = *yp (t1)
movl (%edx),%ebx # ebx = *xp (t0)
movl %eax,(%edx) # *xp = eax
movl %ebx,(%ecx) # *yp = ebx
```

Understanding Swap

%eax	456
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%edi	
%esp	
%ebp	0x104

```
0x124
                123
                456
                         0x120
                        0x11c
                        0x118
      Offset
                        0x114
         12
               0x120
 yp
                        0x110
          8
               0x124
 хp
                         0x10c
           4
              Rtn adr
                         0x108
%ebp -
                        0x104
         -4
                         0 \times 100
```

```
movl 12(%ebp),%ecx # ecx = yp
movl 8(%ebp),%edx # edx = xp
movl (%ecx),%eax # eax = *yp (t1)
movl (%edx),%ebx # ebx = *xp (t0)
movl %eax,(%edx) # *xp = eax
movl %ebx,(%ecx) # *yp = ebx
```

0x124

Understanding Swap

%eax	456
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%edi	
%esp	
%ebp	0x104

-28 -

-		456	0x120
			0x11c
			0x118
	Offset		0x114
УÞ	12	0x120	0x110
хр	8	0x124	0x10c
	4	Rtn adr	0x108
%ebp	→ 0		0x104
	-4		0x100

456

```
movl 12(%ebp),%ecx # ecx = yp
movl 8(%ebp),%edx # edx = xp
movl (%ecx),%eax # eax = *yp (t1)
movl (%edx),%ebx # ebx = *xp (t0)
movl %eax,(%edx) # *xp = eax
movl %ebx,(%ecx) # *yp = ebx
```

0x124

Understanding Swap

%eax	456
%edx	0x124
%ecx	0 x 120
%ebx	123
%esi	
%edi	
%esp	
%ebp	0x104

-29-

		450	UAIZA
		123	0x120
			0x11c
			0x118
	Offset		0x114
ур	12	0x120	0x110
хp	8	0x124	0x10c
	4	Rtn adr	0x108
%ebp	→ 0		0x104
	-4		0x100

456

```
movl 12(%ebp),%ecx # ecx = yp
movl 8(%ebp),%edx # edx = xp
movl (%ecx),%eax # eax = *yp (t1)
movl (%edx),%ebx # ebx = *xp (t0)
movl %eax,(%edx) # *xp = eax
movl %ebx,(%ecx) # *yp = ebx
```

Indexed Addressing Modes

Most General Form

D(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]+ D]

■ D: Constant "displacement" 1, 2, or 4 bytes

■ Rb: Base register: Any of 8 integer registers

■ Ri: Index register: Any, except for %esp

●Unlikely you'd use %ebp, either

■ S: Scale: 1, 2, 4, or 8

Special Cases

(Rb,Ri) Mem[Reg[Rb]+Reg[Ri]]

D(Rb,Ri) Mem[Reg[Rb]+Reg[Ri]+D]

(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]]

Address Computation Instruction

leal Src, Dest

- Src is address mode expression
- Set Dest to address denoted by expression

Uses

- Computing address without doing memory reference
 - E.g., translation of p = &x[i];
- Computing arithmetic expressions of the form x + k*y
 - k = 1, 2, 4, or 8.

Some Arithmetic Operations

Format Computation

Two Operand Instructions

```
addl Src,Dest Dest = Dest + Src

subl Src,Dest Dest = Dest - Src

imull Src,Dest Dest = Dest * Src

sall Src,Dest Dest = Dest << Src Also called shll

sarl Src,Dest Dest = Dest >> Src Arithmetic

shrl Src,Dest Dest = Dest >> Src Logical

xorl Src,Dest Dest = Dest & Src

andl Src,Dest Dest = Dest & Src

orl Src,Dest Dest = Dest | Src
```

15-213, F'02

Some Arithmetic Operations

Format Computation

One Operand Instructions

```
incl Dest Dest = Dest + 1
```

decl Dest Dest = Dest - 1

negl Dest Dest = - Dest

notl Dest = ~ Dest

Using leal for Arithmetic Expressions

```
int arith
  (int x, int y, int z)
{
  int t1 = x+y;
  int t2 = z+t1;
  int t3 = x+4;
  int t4 = y * 48;
  int t5 = t3 + t4;
  int rval = t2 * t5;
  return rval;
}
```


```
arith:
   pushl %ebp
                                   Set
   mov1 %esp, %ebp
   mov1 8 (%ebp), %eax
   movl 12 (%ebp), %edx
   leal (%edx,%eax),%ecx
   leal (%edx, %edx, 2), %edx
                                   Body
   sall $4, %edx
   addl 16 (%ebp), %ecx
   leal 4(%edx,%eax),%eax
   imull %ecx,%eax
   movl %ebp, %esp
                                  Finish
   popl %ebp
   ret
```

- 34 - 15-213, F'02

Understanding arith

```
int arith
  (int x, int y, int z)
{
  int t1 = x+y;
  int t2 = z+t1;
  int t3 = x+4;
  int t4 = y * 48;
  int t5 = t3 + t4;
  int rval = t2 * t5;
  return rval;
}
```

-35-



```
movl 8(%ebp), %eax # eax = x
movl 12(%ebp), %edx # edx = y
leal (%edx, %eax), %ecx # ecx = x+y (t1)
leal (%edx, %edx, 2), %edx # edx = 3*y
sall $4, %edx # edx = 48*y (t4)
addl 16(%ebp), %ecx # ecx = z+t1 (t2)
leal 4(%edx, %eax), %eax # eax = 4+t4+x (t5)
imull %ecx, %eax # eax = t5*t2 (rval)
```

Understanding arith

```
mov1 8 (%ebp), %eax
                                \# edx = y
int arith
                                  movl 12 (%ebp), %edx
  (int x, int y, int z)
                                \# ecx = x+y (t1)
                                  leal (%edx, %eax), %ecx
  int t1 = x+y;
                                \# edx = 3*y
  int t2 = z+t1;
                                  leal (%edx, %edx, 2), %edx
  int t3 = x+4;
                                \# edx = 48*y (t4)
  int t4 = y * 48;
                                  sall $4,%edx
  int t5 = t3 + t4;
                                \# ecx = z+t1 (t2)
  int rval = t2 * t5
                                  addl 16(%ebp),%ecx
  return rval;
                                # eax = 4+t4+x (t5)
                                  leal 4(%edx,%eax),%eax
                                \# eax = t5*t2 (rval)
                                  imull %ecx,%eax
```

eax = x

- 36 - 15-213, F'02

Another Example

```
int logical(int x, int y)
{
   int t1 = x^y;
   int t2 = t1 >> 17;
   int mask = (1<<13) - 7;
   int rval = t2 & mask;
   return rval;
}</pre>
```

```
2^{13} = 8192, 2^{13} - 7 = 8185
```

```
movl 8(%ebp),%eax
xorl 12(%ebp),%eax
sarl $17,%eax
andl $8185,%eax
```

```
logical:
   pushl %ebp
   movl %esp,%ebp

movl 8(%ebp),%eax
   xorl 12(%ebp),%eax
   sarl $17,%eax
   andl $8185,%eax

Body

movl %ebp,%esp
   popl %ebp
   ret
Finish
```

```
eax = x
eax = x^y (t1)
eax = t1>>17 (t2)
eax = t2 & 8185
```

CISC Properties

Instruction can reference different operand types

■ Immediate, register, memory

Arithmetic operations can read/write memory

Memory reference can involve complex computation

- Rb + S*Ri + D
- Useful for arithmetic expressions, too

Instructions can have varying lengths

■ IA32 instructions can range from 1 to 15 bytes

- 38 - 15-213, F'02

Summary: Abstract Machines

Machine Models

proc mem

Data

- 1) char
- 2) int, float
- 3) double
- 4) struct, array
- 5) pointer

Control


- 1) loops
- 2) conditionals
- 3) goto

4) call

- 4) Proc. call
- 5) Proc. return

3) branch/jump

Assembly



- 1) byte
- 2) 4-byte long word
- 3) 8-byte quad word
- 5) ret 4) contiguous byte allocation
- 5) address of initial byte

Pentium Pro (P6)

History


- Announced in Feb. '95
- Basis for Pentium II, Pentium III, and Celeron processors
- Pentium 4 similar idea, but different details

Features

- Dynamically translates instructions to more regular format
 - Very wide, but simple instructions
- Executes operations in parallel
 - Up to 5 at once
- Very deep pipeline
 - 12–18 cycle latency

15-213, F'02

PentiumPro Block Diagram



Microprocessor Report 2/16/95

PentiumPro Operation

Translates instructions dynamically into "Uops"

- 118 bits wide
- Holds operation, two sources, and destination

Executes Uops with "Out of Order" engine

- Uop executed when
 - Operands available
 - Functional unit available
- Execution controlled by "Reservation Stations"
 - Keeps track of data dependencies between uops
 - Allocates resources

Consequences

- Indirect relationship between IA32 code & what actually gets executed
- Tricky to predict / optimize performance at assembly level

15-213, F'02

Whose Assembler?

Intel/Microsoft Format

GAS/Gnu Format leal (%ecx, %ecx, 2)

```
lea eax,[ecx+ecx*2]
sub esp,8
cmp dword ptr [ebp-8],0
mov eax,dword ptr [eax*4+100h]
```

```
leal (%ecx,%ecx,2),%eax
subl $8,%esp
cmpl $0,-8(%ebp)
movl $0x100(,%eax,4),%eax
```

Intel/Microsoft Differs from GAS

- Operands listed in opposite order

 mov Dest, Src mov1 Src, Dest
- Constants not preceded by '\$', Denote hex with 'h' at end

 100h

 \$0x100
- Operand size indicated by operands rather than operator suffix sub
- Addressing format shows effective address computation

 [eax*4+100h] \$0x100(,%eax,4)