CS:APP Chapter 4 Computer Architecture Sequential Implementation

Randal E. Bryant

Carnegie Mellon University


http://csapp.cs.cmu.edu

CS:APP

Building Blocks


Combinational Logic

- Compute Boolean functions of inputs
- Continuously respond to input changes
- Operate on data and implement control




Storage Elements

- Store bits
- Addressable memories
- Non-addressable registers
- Loaded only as clock rises



Y86 Instruction Set



Hardware Control Language

- Very simple hardware description language
- Can only express limited aspects of hardware operation
 - Parts we want to explore and modify

Data Types

- bool: Boolean
 - a, b, c, ...
- int: words
 - A, B, C, ...
 - Does not specify word size---bytes, 32-bit words, ...

Statements

- bool a = bool-expr ;
- int A = int-expr ;

HCL Operations

Classify by type of value returned

Boolean Expressions

- Logic Operations
 - a && b, a || b, !a
- Word Comparisons

- Set Membership
 - A in { B, C, D }

 » Same as A == B || A == C || A == D

Word Expressions

- Case expressions
 - [a: A; b: B; c: C]
 - Evaluate test expressions a, b, c, ... in sequence
 - Return word expression A, B, C, ... for first successful test

-5- CS:APP

30....

SEQ Stages

Fetch

Read instruction from instruction memory

Decode

■ Read program registers

Execute

■ Compute value or address

Memory


Read or write data

Write Back

■ Write program registers

PC

Update program counter



SEQ Hardware Structure

State

- Program counter register (PC)
- Condition code register (CC)
- Register File
- Memories
 - Access same memory space
 - Data: for reading/writing program data
 - Instruction: for reading instructions

Instruction Flow

- Read instruction at address specified by PC
- Process through stages
- Update program counter

Write back

Write back

Memory

Addr. Data

Percente


Addr. Data

Nale

Vale

-6-

Instruction Decoding



Instruction Format

- Instruction byte icode:ifun
- Optional register byte rA:rB
- Optional constant word valC

-8- CS:APP

-7-

Executing Arith./Logical Operation

OP1 rA, rB 6 fn rA rB

Fetch

■ Read 2 bytes

Decode

Read operand registers

Execute

- Perform operation
- Set condition codes

Memory

Do nothing

Write back

Update register

PC Update

■ Increment PC by 2

CS:APP

-10-

-9-

Stage Computation: Arith/Log. Ops

	OPI rA, rB	
	$icode:ifun \leftarrow M_1[PC]$	Read instruction byte
Fetch	rA:rB ← M₁[PC+1]	Read register byte
	valP ← PC+2	Compute next PC
Decode	valA ← R[rA]	Read operand A
Decode	valB ← R[rB]	Read operand B
Execute	valE ← valB OP valA	Perform ALU operation
Execute	Set CC	Set condition code register
Memory		
Write	R[rB] ← valE	Write back result
back		
PC update	PC ← valP	Update PC

Formulate instruction execution as sequence of simple steps

CS:APP

Use same general form for all instructions

Executing rmmovl



Fetch

Read 6 bytes

Decode

Read operand registers

Execute

■ Compute effective address

Memory

Write to memory

Write back

Do nothing

PC Update

■ Increment PC by 6

Stage Computation: rmmovl

	rmmov1 rA, D(rB)	
	icode:ifun $\leftarrow M_1[PC]$	Read instruction byte
Fetch	$rA:rB \leftarrow M_1[PC+1]$	Read register byte
retch	valC ← M₄[PC+2]	Read displacement D
	valP ← PC+6	Compute next PC
Decede	valA ← R[rA]	Read operand A
Decode	valB ← R[rB]	Read operand B
Execute	valE ← valB + valC	Compute effective address
Memory	M₄[valE] ← valA	Write value to memory
Write		
back		
PC update	PC ← valP	Update PC

■ Use ALU for address computation

Executing popl

popl rA b 0 rA 8

Fetch

■ Read 2 bytes

Decode

■ Read stack pointer

Execute

■ Increment stack pointer by 4

Memory

■ Read from old stack pointer

Write back

- Update stack pointer
- Write result to register

PC Update

■ Increment PC by 2

Stage Computation: pop1

	popl rA	
	icode:ifun $\leftarrow M_1[PC]$	Read instruction byte
Fetch	$rA:rB \leftarrow M_1[PC+1]$	Read register byte
1 010		
	valP ← PC+2	Compute next PC
Decode	valA ← R[%esp]	Read stack pointer
Decode	valB ← R [%esp]	Read stack pointer
Execute	valE ← valB + 4	Increment stack pointer
Memory	valM ← M₄[valA]	Read from stack
Write	R[%esp] ← valE	Update stack pointer
back	R[rA] ← valM	Write back result
PC update	PC ← valP	Update PC

- Use ALU to increment stack pointer
- Must update two registers
 - Popped value


- 14 -

New stack pointer

CS:APP

-13 - CS:APP

Executing Jumps



Fetch

- Read 5 bytes
- Increment PC by 5

Decode

Do nothing

Execute

 Determine whether to take branch based on jump condition and condition codes

Memory

Do nothing

Write back

Do nothing

PC Update

 Set PC to Dest if branch taken or to incremented PC if not branch


Stage Computation: Jumps

jXX Dest	
icode:ifun ← M₁[PC]	Read instruction byte
	Read destination address
valP ← PC+5	Fall through address
Bch ← Cond(CC,ifun)	Take branch?
PC ← Bch ? valC : valP	Update PC
	icode:ifun \leftarrow M ₁ [PC] valC \leftarrow M ₄ [PC+1] valP \leftarrow PC+5

- Compute both addresses
- Choose based on setting of condition codes and branch condition

- 15 - CS:APP - 16 - CS:APP

Executing call



Fetch

- Read 5 bytes
- Increment PC by 5

Decode

■ Read stack pointer

Execute

Decrement stack pointer by

Memory

 Write incremented PC to new value of stack pointer

Write back

■ Update stack pointer

PC Update

Set PC to Dest


Stage Computation: call

	call Dest	
	$icode:ifun \leftarrow M_1[PC]$	Read instruction byte
Fetch		
1 01011	valC ← M ₄ [PC+1]	Read destination address
	valP ← PC+5	Compute return point
Decode		
Decode	valB ← R[%esp]	Read stack pointer
Execute	valE ← valB + −4	Decrement stack pointer
Memory	M₄[valE] ← valP	Write return value on stack
Write	R[%esp] ← valE	Update stack pointer
back		
PC update	PC ← valC	Set PC to destination

- Use ALU to decrement stack pointer
- Store incremented PC

- 17 - CS:APP - 18 - CS:APP

Executing ret



Fetch

■ Read 1 byte

Decode

■ Read stack pointer

Execute

Increment stack pointer by 4

Memory

 Read return address from old stack pointer

Write back

Update stack pointer

PC Update

■ Set PC to return address

Stage Computation: ret

	ret	
Fetch	icode:ifun ← M₁[PC]	Read instruction byte
Decode	$valA \leftarrow R[\$esp]$ $valB \leftarrow R[\$esp]$	Read operand stack pointer Read operand stack pointer
Execute	valE ← valB + 4	Increment stack pointer
Memory	valM ← M₄[valA]	Read return address
Write	R[%esp] ← valE	Update stack pointer
back		
PC update	PC ← valM	Set PC to return address

- Use ALU to increment stack pointer
- Read return address from memory

Computation Steps

		ODL -A -D
		OPI rA, rB
	icode,ifun	icode:ifun ← M₁[PC]
Fetch	rA,rB	rA:rB ← M₁[PC+1]
reicii	valC	
	valP	valP ← PC+2
Decode	valA, srcA	valA ← R[rA]
Decode	valB, srcB	valB ← R[rB]
Execute	valE	valE ← valB OP valA
Lxecute	Cond code	Set CC
Memory	valM	
Write	dstE	R[rB] ← valE
back	dstM	
PC update	PC	PC ← valP

Read instruction byte
Read register byte
[Read constant word]
Compute next PC
Read operand A
Read operand B
Perform ALU operation
Set condition code register
[Memory read/write]
Write back ALU result
[Write back memory result]
Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

Computation Steps

		call Dest
	icode,ifun	icode:ifun ← M₁[PC]
Fetch	rA,rB	
reich	valC	valC ← M₄[PC+1]
	valP	valP ← PC+5
Decode	valA, srcA	
Decode	valB, srcB	valB ← R[%esp]
Execute	valE	valE ← valB + −4
LACCUIC	Cond code	
Memory	valM	M₄[valE] ← valP
Write	dstE	R[%esp] ← valE
back	dstM	
PC update	PC	PC ← valC

Read instruction byte
[Read register byte]
Read constant word
Compute next PC
[Read operand A]
Read operand B
Perform ALU operation
[Set condition code reg.]
[Memory read/write]
[Write back ALU result]
Write back memory result
Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

-21 - CS:APP -22 - CS:APP


Computed Values

Fetch		Execute	
icode	Instruction code	■ valE	ALU result
ifun	Instruction function	■ Bch	Branch flag
rA	Instr. Register A	Memory	
rB	Instr. Register B	■ valM	Value from
valC	Instruction constant	memo	ory
valP	Incremented PC		
Decode			
srcA	Register ID A		
srcB	Register ID B		
dstE	Destination Register E		
dstM	Destination Register M		
valA	Register value A		
valB	Register value B		


SEQ Hardware

Key

- Blue boxes: predesigned hardware blocks
 - E.g., memories, ALU
- Gray boxes: control logic
 - Describe in HCL
- White ovals: labels for signals
- Thick lines: 32-bit word values
- Thin lines: 4-8 bit values
- Dotted lines: 1-bit values



- 23 -




- PC: Register containing PC
- Instruction memory: Read 6 bytes (PC to PC+5)
- Split: Divide instruction byte into icode and ifun
- Align: Get fields for rA, rB, and valC

Fetch Logic valP rΒ icode ifun rA Instr PC valid increment Split Byte 0 Bytes 1-5 Instruction memory PC **Control Logic**

- Instr. Valid: Is this instruction valid?
- Need regids: Does this instruction have a register bytes?
- Need valC: Does this instruction have a constant word?

-25- CS:APP -26- CS:APP




Decode Logic

Register File

- Read ports A, B
- Write ports E, M
- Addresses are register IDs or 8 (no access)

Control Logic

- srcA, srcB: read port addresses
- dstA, dstB: write port addresses



- 27 -

A Source

	OPI rA, rB	
Decode	valA ← R[rA]	Read operand A
	rmmov1 rA, D(rB)]
Decode	$valA \leftarrow R[rA]$	Read operand A
	popl rA]
Decode	$valA \leftarrow R[\$esp]$	Read stack pointer
	jXX Dest]
Decode		No operand
	call Dest]
Decode		No operand
	ret]
Decode	valA ← R[%esp]	Read stack pointer
		-

```
int srcA = [
    icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : rA;
    icode in { IPOPL, IRET } : RESP;
    1 : RNONE; # Don't need register
    ];
-29-
```

Execute Logic


Units

- ALU
 - Implements 4 required functions
 - Generates condition code values
- CC
 - Register with 3 condition code bits
- bcond
 - Computes branch flag

Control Logic

- 31 -

- Set CC: Should condition code register be loaded?
- ALU A: Input A to ALU
- ALU B: Input B to ALU
- ALU fun: What function should ALU compute?



E Destination OPI rA, rB Write-back R[rB] ← valE Write back result rmmovl rA, D(rB) Write-back None popl rA Write-back R[%esp] ← valE **Update stack pointer** jXX Dest Write-back None call Dest Write-back R[%esp] ← valE Update stack pointer ret Write-back R[%esp] ← valE Update stack pointer int dstE = [icode in { IRRMOVL, IIRMOVL, IOPL} : rB; icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP; 1 : RNONE; # Don't need register

ALU A Input

1;

- 30 -

- 32 -

CS:APP

CS:APP

```
OPI rA. rB
                       valE ← valB OP valA
           Execute
                                                  Perform ALU operation
                       rmmov1 rA, D(rB)
                       valE ← valB + valC
            Execute
                                                  Compute effective address
                       popl rA
                      valE ← valB + 4
           Execute
                                                  Increment stack pointer
                       iXX Dest
           Execute
                                                  No operation
                       call Dest
                       valE ← valB + -4
           Execute
                                                  Decrement stack pointer
                       ret
                       valE ← valB + 4
           Execute
                                                  Increment stack pointer
int aluA = [
        icode in { IRRMOVL, IOPL } : valA;
        icode in { IIRMOVL, IRMMOVL, IMRMOVL } : valC;
        icode in { ICALL, IPUSHL } : -4;
        icode in { IRET, IPOPL } : 4;
```

Other instructions don't need ALU

CS:APP

CS:APP

ALU Operation

		_
	OPI rA, rB	
Execute	valE ← valB OP valA	Perform ALU operation
	rmmov1 rA, D(rB)]
Execute	valE ← valB + valC	Compute effective address
	popl rA]
Execute	valE ← valB + 4	Increment stack pointer
	jXX Dest]
Execute		No operation
	call Dest]
Execute	valE ← valB + -4	Decrement stack pointer
	ret]
Execute	valE ← valB + 4	Increment stack pointer
int alu	ıfun = [_
	<pre>icode == IOPL : ifun;</pre>	
1;	1 : ALUADD;	
17		CS:APP

Memory Logic


Memory

- 34 -

■ Reads or writes memory word

Control Logic

- Mem. read: should word be read?
- Mem. write: should word be written?
- Mem. addr.: Select address
- Mem. data.: Select data



-33-


Memory Address

-35- 1;

	OPI rA, rB	
Memory		No operation
	rmmov1 rA, D(rB)	
Memory	$M_4[valE] \leftarrow valA$	Write value to memory
	popl rA]
Memory	valM ← M ₄ [valA]	Read from stack
	jXX Dest	
Memory		No operation
	call Dest	
Memory	$M_4[valE] \leftarrow valP$	Write return value on stack
	ret	
Memory	$valM \leftarrow M_4[valA]$	Read return address
int mem addr = [
icode in	{ IRMMOVL, IPUSHL, ICALL	, IMRMOVL } : valE;
icode in	{ IPOPL, IRET } : valA;	

Other instructions don't need address

Memory Read



bool mem read = icode in { IMRMOVL, IPOPL, IRET };

- 36 -

CS:APP


CS:APP

CS:APP

PC Update Logic


New PC

■ Select next value of PC




- 37 - CS:APP - 38 -

PC Update



SEQ Operation



State


- PC register
- Cond. Code register
- Data memory
- Register file


All updated as clock rises

Combinational Logic

- ALU
- **Control logic**
- Memory reads
 - Instruction memory
 - Register file
 - Data memory

SEQ Operation #2







- state set according to second irmov1 instruction
- combinational logic starting to react to state changes

- 39 - CS:APP - 40 - CS:APP

SEQ Operation #3







- state set according to second irmov1 instruction
- combinational logic generates results for addl instruction

CS:APP









- state set according to addl instruction
- combinational logic starting to react to state changes

CS:APP

SEQ Operation #5

-41-





- state set according to add1 instruction
- combinational logic generates results for je instruction

SEQ Summary

Implementation

- 42 -

- Express every instruction as series of simple steps
- Follow same general flow for each instruction type
- Assemble registers, memories, predesigned combinational blocks
- Connect with control logic

Limitations

- Too slow to be practical
- In one cycle, must propagate through instruction memory, register file, ALU, and data memory
- Would need to run clock very slowly
- Hardware units only active for fraction of clock cycle

-43 - CS:APP -44 - CS:APP