Lesson 7

Digital Logic

Junying Chen



Karnaugh Maps (K-Maps)

- Boolean expressions can be minimized by combining terms
- PA + PA = P
- K-maps minimize equations graphically

Α	В	С	Y
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

Y _	В			
C	00	01	11	10
0	1	0	0	0
1	1	0	0	0


Y	B 00	01	11	10
0		ĀBĒ	ABŌ	AĒĈ
1	ĀĒC	ĀBC	ABC	AĒC



K-Map


- Circle 1's in adjacent squares
- In Boolean expression, include only literals whose true and complement forms are *not* in the circle

Α	В	С	Y
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0




$$Y = \overline{A}\overline{B}$$






Truth Table

_ A	В	C	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1









K-Map Definitions

- Complement: variable with a bar over it \bar{A} , \bar{B} , \bar{C}
- Literal: variable or its complement \bar{A} , A, \bar{B} , B, C, \bar{C}
- Implicant: product of literals
 ABC, AC, BC
- Prime implicant: implicant corresponding to the largest circle in a K-map




K-Map Circling Rules

- Every 1 must be circled at least once
- Each circle must span a power of 2 (i.e. 1, 2,
 4) squares in each direction
- Each circle must be as large as possible
- A circle may wrap around the edges
- A "don't care" (X) is circled only if it helps minimize the equation



Α	В	С	D	Υ
0	0	0	0	1
0	0	0	1	0
0			1 0	1
0	0 0 1 1 1 1 0	1 1 0 0	1	1
0	1	0	0	0
0	1	0	1 0 1 0 1 0 1 0 1	1
0	1	1	0	1
0	1	1 1 0	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0 0	1 1 0	1	0
1	1	0	0	0
1	1	0	1	0
0 0 0 0 0 0 0 1 1 1 1 1	1 1 1	1 1		1 0 1 0 1 1 1 1 0 0 0
1	1	1	1	0






Α	В	С	D	Y
0	0	0	0	1
0	0 0	0	1	0
0	0	1	0	1
0	0 0	1	0 1 0 1 0 1 0 1 0 1 0	1
0		0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
0 0 0 0 0 0 0 1 1 1 1 1	1 1 1 0 0 0 0 1 1	0 0 1 1 0 0 1 1 0 0 1 1	0	1 0 1 1 0 1 1 1 1 0 0 0 0 0
1	1	1	1	0

Y				
CDA	B 00	01	11	10
00	1	0	0	1
01	0	1	0	1
11	1	1	0	0
10	1	1	0	1



Α	В	С	D	Y
0	0	0		1
0	0	0	1	0
0	0	1	0	1
0	0 0 0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
0 0 0 0 0 0 0 0 1 1 1 1 1	1 1 1 0 0 0 0 1 1	0 0 1 1 0 0 1 1 0 0 1 1 0	0 1 0 1 0 1 0 1 0 1	1 0 1 0 1 1 1 1 1 0 0 0 0
1	1	1	1	0




$$Y = \overline{A}C + \overline{A}BD + A\overline{B}\overline{C} + \overline{B}\overline{D}$$



K-Maps with Don't Cares


Α	В	С	D	Y
0	0	0	0	1
0	0	0	1	0
0 0 0 0 0	0	1	1 0 1 0 1 0 1	1
0	0	1	1	1
0	1	0	0	0
0	1 1 1 1 0	0	1	X
0	1	1 1	0	1
0	1	1	1	1
1 1 1 1 1 1	0	0	0	1
1	0	0	1	1
1	0	1	0	X
1	0	1	1 0 1 0 1	X
1	1 1	0	0	X
1	1	0	1	X
1	1	1	0	1 0 1 1 0 X 1 1 1 X X X X X X X X
1	1	1	1	X





K-Maps with Don't Cares


Α	В	С	D	Y
0	0	0		1
0	0 0 0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1 1 1 0 0 0	1 0 0 1 1 0 0 1 1 0	1	X
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	X
1	0	1	1	X
1	1 1	0	0	X
1	1	0	1	X
0 0 0 0 0 0 0 1 1 1 1 1	1	1	0 1 0 1 0 1 0 1 0 1 0 1	1 0 1 0 X 1 1 1 X X X X
1	1	1	1	X





K-Maps with Don't Cares

Α	В	С	D	Y
	0	0	0	1
0	0	0	1	1 0
0	0 0		1 0 1 0 1 0 1 0 1 0	1
0	0	1 1 0	1	1
0	1	0	0	0
0	1 1 0 0 0	0	1	X
0	1	1	0	1
0	1	1	1	1
1	0	1 0	0	1
1	0	0	1	1
1	0	1	0	X
1	0	1 1 0	1	X
1	1	0	0	X
1	1	0	1	X
0 0 0 0 0 0 0 1 1 1 1 1	1	1	0	1 0 X 1 1 1 X X X
1	1	1	1	X



$$Y = A + \overline{B}\overline{D} + C$$



Combinational Building Blocks


- Multiplexers
- Decoders



Multiplexer (Mux)

- Selects between one of N inputs to connect to output
- log₂N-bit select input control input
- Example:

2:1 Mux



	S	D_1	D_0	Υ	S	Y
Ī	0	0	0	0	0	D_0
	0	0	1	1	1	D_1°
	0	1	0	0		•
	0	1	1	1		
	1	0	0	0		
	1	0	1	0		
	1	1	0	1		
	1	1	1	1		





Multiplexer Implementations

- Logic gates
 - Sum-of-products form

• Tristates


- For an N-input mux, use N tristates
- Turn on exactly one to select the appropriate input






Logic using Multiplexers

Using the mux as a lookup table




$$Y = AB$$





Logic using Multiplexers

Reducing the size of the mux






Decoders

- N inputs, 2^N outputs
- One-hot outputs: only one output HIGH at


once



A_1	A_0	Y_3	Y_2	Y ₁	Y_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0




Decoder Implementation





Logic Using Decoders


OR minterms






Timing

- Delay between input change and output change
- How to build fast circuits?








Propagation & Contamination Delay

- Propagation delay: $t_{pd} = \max \text{ delay from input to output}$
- Contamination delay: $t_{cd} = \min$ delay from input to output






Propagation & Contamination Delay

- Delay is caused by
 - Capacitance and resistance in a circuit
 - Speed of light limitation
- Reasons why t_{pd} and t_{cd} may be different:
 - Different rising and falling delays
 - Multiple inputs and outputs, some of which are faster than others
 - Circuits slow down when hot and speed up when cold



Critical (Long) & Short Paths



Critical (Long) Path:
$$t_{pd} = 2t_{pd_AND} + t_{pd_OR}$$

Short Path: $t_{cd} = t_{cd_AND}$

After-class reading: Example 2.15 and 2.16 in Textbook




Glitches


• When a single input change causes an output to change multiple times



Glitch Example

• What happens when A = 0, C = 1, B falls?







$$Y = \overline{A}\overline{B} + BC$$




Glitch Example (cont.)








Fixing the Glitch







Why Understand Glitches?

- Glitches don't cause problems because of synchronous design conventions (see Chapter 3)
- It's important to **recognize** a glitch: in simulations or on oscilloscope
- Can't get rid of all glitches simultaneous transitions on multiple inputs can also cause glitches

