Lesson 6

Digital Logic

Junying Chen






From Logic to Gates

• Two-level logic: ANDs followed by ORs igwedge



• Example: $Y = \overline{ABC} + A\overline{BC} + A\overline{BC}$



Circuit Schematics Rules

- Inputs on the left (or top)
- Outputs on right (or bottom)
- Gates flow from left to right
- Straight wires are best



Circuit Schematic Rules (cont.)


- Wires always connect at a T junction
- A dot where wires cross indicates a connection between the wires
- Wires crossing without a dot make no connection

wires connect wires connect without a dot do at a T junction at a dot not connect

Multiple-Output Circuits

Example: Priority Circuit

Output asserted corresponding to most significant TRUE input



A_3	A_2	$A_{\scriptscriptstyle 1}$	A_{0}	Y ₃	Y_2	Y ₁	Yo
0	0 0	0	0			•	
0	0	0	0101010101010				
0	0	1	0				
0	0	$\overline{1}$	1				
0	1	0	0				
0	1	0	1				
0	1	1	0				
0	1	1	1				
1	0	0	0				
1	0	0	1				
1	0	1	0				
1	0	1	1				
1	1	0	0				
1	1	0	1				
0 1 1 1 1 1 1	1	1					
1	1	1	1				






Multiple-Output Circuits

Example: Priority Circuit

Output asserted corresponding to most significant TRUE input




A_3	A_2	A_1	A_{o}	Y ₃	Y ₂ 0 0 0 1 1 1 0 0 0 0	Y_1	Y_o
0	A_{2} 0 0 0 1 1 0 0 1 1 1	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	0
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	0
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	0
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	0	0
1	0	1	1	1	0	0	0
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	0
A_3 0 0 0 0 0 1 1 1 1 1	1	0 0 1 0 0 1 0 0 1 1 0 0 1 1	$A_o = 0$ 0 1 0 1 0 1 0 1 0 1 0 1	Y ₃ 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0	Y ₁ 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0	Y _o 0 1 0 0 0 0 0 0 0 0 0
1	1	1	1	1	0	0	0



Priority Circuit Hardware

A_3	A_2	$A_{\scriptscriptstyle 1}$	<i>A</i> .	Y.	Υ.	Y ₁	Y.
0 0 0 0 0 0 0 0 1 1 1 1 1	0	0	0	Y ₃ 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Y ₂ 0 0 0 1 1 1 0 0 0 0	0 0 1 1 0 0 0 0 0 0	Y _o 0 1 0 0 0 0 0 0 0 0 0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	0
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	0
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	0
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	0	0
1	0	1	1	1	0	0	0
1	1	0	0	1	0	0	0
1	1	0	0101010101010	1	0	0	0
1	0 0 0 1 1 1 0 0 0 1 1 1 1	0 0 1 0 0 1 0 0 1 1 0 0 1 1	0	1	0	0	0
1	1	1	1	1	0	0	0



$$Y_3 = A_3$$

$$Y_2 = \overline{A}_3 A_2$$

$$Y_1 = \overline{A}_3 \overline{A}_2 A_1$$

$$Y_0 = \overline{A}_3 \overline{A}_2 \overline{A}_1 A_0$$



Don't Cares


A_{\circ}	A_{\circ}	A.	A_{o}	Υ.	Y _a	Υ,	Y.
A_3 0 0 0 0 0 1 1 1 1	A_{2} 0 0 0 1 1 0 0 1 1 1 1	A_1 0 0 1 0 0 1 1 0 0 1 1 1 1 1 1 1 1 1 1	0	Y ₃ 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Y ₂ 0 0 0 0 1 1 1 0 0 0 0	Y ₁ 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0	Y _o 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
0	0	0	01010101010101	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	0
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	0
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	0
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	0	0
1	0	1	1	1	0	0	0
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	0
1	1	1	0	1	0	0	0
1	1	1	1	1	0	0	0

A_3	A_2	A_{1}	A_o	Y ₃ 0 0 0 1	Y_2	Y ₁	Y ₀
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	Χ	0	0	1	0
0	1	X	Χ	0	1	0	0
1	X	Χ	X	1	0	0	0



De Morgan's Theorem

•
$$Y = \overline{AB} = \overline{A} + \overline{B}$$




•
$$Y = \overline{A + B} = \overline{A} \cdot \overline{B}$$


$$A \rightarrow B \rightarrow C \rightarrow Y$$



Backward:


- Body changes
- Adds bubbles to inputs







Forward:

- Body changes
- Adds bubble to output
















$$Y = \overline{\overline{AB}} \, \overline{\overline{CD}} = \overline{\overline{AB}} + \overline{\overline{CD}} = AB + CD$$










$$Y = AB + CD$$




Bubble Pushing Rules


- Begin at output, then work towards inputs
- Push bubbles on final output back
- Draw gates in a form so bubbles cancel























Contention: X

- Contention: circuit tries to drive output to 1 and 0
 - Actual value somewhere in between
 - Could be 0, 1, or in forbidden zone
 - Might change with voltage, temperature, time, noise
 - Often causes excessive power dissipation

$$A = 1 - Y = X$$

$$B = 0 - Y = X$$


- Warnings:
 - Contention usually indicates a bug.
 - X is used for "don't care" and contention look at the context to tell them apart



Floating: Z

- Floating, high impedance, open, high Z
- Floating output might be 0, 1, or somewhere in between
 - A voltmeter won't indicate whether a node is floating

Tristate Buffer



E	Α	Y
0	0	Z
0	1	Ζ
1	0	0
1	1	1






Tristate Busses

Floating nodes are used in tristate busses

- Many different drivers
- Exactly one is active at once





Karnaugh Maps (K-Maps)

- Boolean expressions can be minimized by combining terms
- PA + PA = P
- K-maps minimize equations graphically

Α	В	С	Y
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

Υ	В			
C	00	01	11	10
0	1	0	0	0
1	1	0	0	0


Y _ A				
C	00	01	11	10
0	ĀĒĈ	ĀBĒ	ABĈ	AĒĈ
1	ĀĒC	ĀBC	ABC	AĒC



K-Map

- Circle 1's in adjacent squares
- In Boolean expression, include only literals whose true and complement forms are *not* in the circle

Α	В	С	Y
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0



$$Y = \overline{A}\overline{B}$$

