
Hierarchy of Memory System



Performance Parameters

♦ S

B, KB, MB, GB, TB

♦ T


Access Cycle

⇔ C

\$C/bit, \$C/KB



Inclusiveness and Consistency



Parallel Memory


Bandwidth: Data size can be accessed per unit time

Methods for increasing bandwidth


- Parallel Memory
- Buffer Memory
- Cache




Multi-bank Parallel Memory




Multi-bank Parallel Interleaving Access Memory




High-order Interleaving Access Memory




Low-order Interleaving Access Memory






Cache




Cache Structure




- Address Mapping and Transformation
 - Fully Associative Mapping
 - Direct Associative Mapping
 - Set Associative Mapping



Fully Associative Mapping



Fully Associative Address Transformation




Ex1:

Assume that cache capacity is 64KB in a computer system, data block size is 16 bytes, main memory capacity is 4MB, fully associative mapping is used.



Solution: The address formats of MM and cache are as below.



Capacity of Directory Table: 2¹²=4096


Direct Associative Mapping

 $b=A \mod C/B$


b: Cache Block No.

A: Main Memory No.

C/B: Cache Block Count



Direct Associative Address Transformation





Ex2:

Assume that cache capacity is 64KB in a computer system, data block size is 16 bytes, main memory capacity is 4MB, direct associative mapping is used.


- (1) Give out the format of main memory address.
- (2) Give out the format of cache address.
- (3) Give out the format and capacity of directory table.

Solution:






Set Associative Address Transformation



Ex3:

Assume that cache capacity is 32KB in a computer system, data block size is 64 bytes, main memory capacity is 1MB, set associative mapping is used and the group count is 128.



Capacity of Directory Table: $2^9 = 128 \times 4 = 512$

Replacement Policy

- RAND (Random)
- FIFO (First-In First-Out)
- LRU (Least Recently Used)





Ex4:

Assume that a program uses five pieces of main memory blocks. The block address stream is

2, 3, 2, 1, 5, 2, 4, 5, 3, 2, 5, 2

If cache is 3 pieces, please describe the block use and replacement process when FIFO and LRU replacement algorithm are used respectively.





Implementation of LRU or LFU


✓ Counter

Block Address	4		2		3		5	
	No.	Cn	No.	Cn	No.	Cn	No.	Cn
Cache0	1	10	1	11	1	11	5	00
Cache1	3	01	3	10	3	00	3	01
Cache2	4	00	4	01	4	10	4	11
Cache3		××	2	00	2	01	2	10
Operation	Initial		Load		Hit		Replace	

✓ Register Stack


Operation	Initial	Load 2	Hit 4	Replace 1
R0	3	2	4	5
R1	4	3	2	4
R2	1	4	3	2
R3		1	1	3

✓ Comparison Pairs



	T ₁₂	T ₁₃	T ₁₄	T ₂₃	T ₂₄	T ₃₄
C1	0	0	0		3.	-
C2	1			0	0=	
C3		1		1	-	0
C4			1		1	1

Write Operation of Cache



No-Write Allocate

(1) WT—Write through: Not only write to cache, and also write to main memory.

Pros: Simple and Good Consistency

Cons: Low Speed



Write Allocate

(2) WB—Write back: Only write to cache.

Pros: High Speed

Cons: Poor Reliability



(3) Write Miss:

No-Write Allocate

Write Allocate



Only write to main memory




Not only write to main memory, and also write to cache



Hit Rate of Cache

- 1. Cache Capacity
- 2. Cache Block Size
- 3. Address Mapping Mode



Speedup Ratio of Cache

Average Memory Access Time: T

$$T = H_c T_c + (1 - H_c) T_m$$

Tc: Cache Access Time

Tm: Main Memory Access Time


Hc: Cache Hit Rate

$$S_p = \frac{T_m}{T} = \frac{T_m}{H_c T_c + (1 - H_c) T_m} = \frac{1}{H_c \frac{T_c}{T_m} + (1 - H_c)}$$

When $Hc \rightarrow 1$,




The Relation of Cache Sp and Hc



Memory Access Efficiency

$$e = \frac{T_c}{T} = \frac{1}{H_c + (1 - H_c) \frac{T_m}{T_c}}$$

Virtual Memory



The Difference of VM and Cache


	Cache	VM		
Function	Improve Speed	Expand Capacity		
Implement	Hardware	Software		
Transparency	Yes	No No		
Address Transformation	Simple and Fast	Complex and Slow		

Memory Protection

The reason:

- (1) In order to prevent damage for other users' program or system software in the main memory due to a user program's error.
- (2) In order to prevent that a user program not legally accesses a main memory area which is not be assigned to it, even if it does not cause damage.

(1) Boundary Protection



a

a+n-1

A-Boundary Register

b

b+m-1

B-Boundary Register

Main Memory

(2) Key Protection

Lock: Each memory page has a storage key with a unique key number which is stored in TLB.

Key: Access key which is assigned by OS and stored in PSW.

Process: Compare the key number of the storage key and the access key.

(3) Ring Protection

Every program has an unique ring number which indicates that this program can only access the same-level or low-level program.



