Parallelism

At the same time or at the same interval, multiple same or different tasks are processed.

- **♦** Simultaneity
- **♦** Concurrency



Granularity

Applications exhibit parallelism at various levels.

- **♦** Fine grain:
- Parallelism inherent in a single instruction stream and usually does not involve the OS but done at compilation stage.
- **♦** Medium grain:
- Potential parallelism of an application can be implemented by multiple threads in a single process. Usually programmer specifies the parallelism in the design.
- **♦** Coarse grain: Multiprocessing of concurrent processes can be implemented in a multiprogramming environment.

Technical ways to improve the parallelism of the computer system:


- Time Interleaving
- Resource Replication
- Resource Sharing





Principle of Array Processor

In an array processor, we set up multiple same processing units (PE), and put them in a certain way of interconnection. Under a common control unit(CU), multiple different data can be completed in parallel according to the same instruction operation. It depends on the operation level parallel processing to improve the speed of the computer system.

- Classification of Array Processor
 - 1. Distributed Memory Processor









Example: PU63→PU7→PU8→PU9→PU10

2. Shared Memory Processor




BSP Processor



Interconnect Network

It is composed of the switching elements, according to a certain topological structure and control mode, used for connecting multiple components of a computer system or multiple processors.





- Interconnect Function
 - I/O Mapping Representation
 - Cyclic Representation
 - Function Representation



• I/O Mapping Representation

$$O---f(O), 1---f(1), \cdot \cdot \cdot , N-1---f(N-1)$$

Cyclic Representation

$$f(X_0) = X_1, f(X_1) = X_2, \dots, f(X_j) = X_j+1, \dots, f(X_{k-1}) = X_0$$

Function Representation

Example: Exchange Permutation

E
$$(b_{n-1}b_{n-2}\cdots b_i\cdots b_0) = b_{n-1}b_{n-2}\cdots b_i\cdots \overline{b_0}$$

- Identity Permutation (a)
- **Exchange Permutation (b)**


00	0 0
1 ——1	1 1
22	22
33	3 3
44	4 4
5 ————5	5 5
6 ———6	6 6
77	7 7
(a)	(b)


Single-stage Cube Permutation

Cube_k
$$(X_{n-1}X_{n-2}...X_{k+1}X_kX_{k-1}...X_1X_0)$$

= $X_{n-1}X_{n-2}...X_{k+1}X_kX_{k-1}...X_1X_0$









Perfect Shuffle Permutation

$$\sigma(X_{n-1}X_{n-2}\cdots X_1X_0) = X_{n-2}\cdots X_1X_0X_{n-1}$$

Inverse Perfect Shuffle Permutation

$$\sigma^{-1} = (X_{n-1}X_{n-2}\cdots X_1X_0) = X_0X_{n-1}X_{n-2}\cdots X_1$$





Butterfly Permutation

$$\beta (X_{n-1}X_{n-2}...X_1X_0) = X_0X_{n-2}...X_1X_{n-1}$$

Subbutterfly Permutation


$$\beta_{(K)}(X_{n-1}X_{n-2} ... X_{k+1}X_k X_{k-1} ... X_1 X_0)$$


$$= X_{n-1}X_{n-2} ... X_{k+1}X_0 X_{k-1} ... X_1 X_k$$

Superbutterfly Permutation

$$\beta^{(k)} (X_{n-1}X_{n-2} ... X_{n-k}X_{n-k-1} ... X_1X_0)$$


$$= X_{n-k-1}X_{n-2} ... X_{n-k}X_{n-1}X_{n-k-2} ... X_1 X_0$$






Shift Permutation


$$a(X)=(X+k) \mod N, 0 \le X \le N$$



Plus-Minus 2ⁱ Permutation


$$PM2_{+i}$$
 (j) =j+2ⁱ (mod N)
 $PM2_{-i}$ (j) =j-2ⁱ (mod N)
 $(0 \le j \le N-1, 0 \le i \le n-1, n=log_2N)$







Interconnect Network Structure




Single-level Interconnect Network

- Three kinds of Single-level Interconnect Network (Assume N=8)
 - > The Cube Network

Cube0: (0 1) (2 3) (4 5) (6 7)


Cube1: (0 2) (1 3) (4 6) (5 7)

Cube2: (0 4) (1 5) (2 6) (3 7)




The PM2I Network


```
PM2_{+0}: (0 1 2 3 4 5 6 7)
PM2_{-0}: (7 6 5 4 3 2 1 0)
PM2_{+1}: (0 2 4 6) (1 3 5 7)
PM2_{-1}: (6 4 2 0) (7 5 3 1)
PM2_{+2}: (0 4) (1 5) (2 6) (3 7)
```



> The Perfect Shuffle and Exchange Network



Cyclic Interconnect Network




Multiple-level Interconnect Network

Multiple-level Cube Interconnect Network

Multiple-level Perfect Shuffle and Exchange Interconnect Network

Multiple-level PM2I Interconnect Network




- **Switch Control Mode**
 - ✓ Level Control Mode
 - **✓ Unit Control Mode**
 - **✓ Partial Level Control Mode:** i Level -----i+1 Control Signals



Multiple-level Cube Interconnect Network

i Level: If the control signal is '1', then the switch is in the exchange state and realize the cube; interconnect function; otherwise the switch is in the direct connect state.




Three-Level STARAN Network

	Level Control Signal								
	000	001	010	011	100	101	110	111	
0	0	1	2	3	4	5	6	7	
1	1	0	3	2	5	4	7	6	
2	2	3	0	1	6	7	4	5	
3	3	2	1	0	7	6	5	4	
4	4	5	6	7	0	1	2	3	
5	5	4	7	6	1	0	3	2	
6	6	7	4	5	2	3	40	1	
7	7	6	5	4	3	2		0	

Multiple-level Perfect Shuffle and Exchange Interconnect Network

Also named as Omega network, consists of the n-level same network, each level contains a perfect shuffle and then a list of 2^{n-1} four function switch unit, using unit control mode.




- Four Characteristics of Interconnect Network
 - 1. Communication Mode
 Synchronous and Asynchronous
 - 2. Control Strategy

 Centralized and Decentralized
 - 3. Switching Mode

 Circuit switching and packet switching
 - 4. Network topology
 Static and Dynamic

Static Interconnect Network Topology




Topology	Connections	Max Connectivity	Network Diameter
One- dimensional	N-1	2	N-1
Ring	N	2	N/2
Grid (N*N)	2N (N-1)	4	2 (N-1)
Star	N-1	N-1	2
Cube (N= 2^{K})	kN/2	Log_2N	Log ₂ N
FMN	N (N-1) /2	N-1	
Tree	N-1	3	2[Log ₂ (N+1)-1]


- Dynamic Interconnect Network Topology
 - 1. Bus-Structured Network
 - 2. Crossbar Network
 - 3. Multi-Port Memory Network
 - 4. Multi-Level Dynamic Network




Bus-Structured Network




Crossbar Network



Multi-Port Memory Network




Multiprocessor Hardware Structure




(1) Shared Memory Structure (Tightly Coupled System)


Memory Access Model

- 1) Uniform-Memory-Access-----UMA
- 2) Non-uniform-Memory-Access----- NUMA
- 3) Cache-Only-Memory Architecture---- COMA




NUMA Model






COMA Model



(2) Distributed Memory Structure (Loosely Coupled System)



Multiprocessor Cache Consistency

Three Factors to make cache contents inconsistent:


- (1) Writable Data Sharing
- (2) Input/Output Activity
- (3) Process Migration




The ways to solve multiprocessor cache consistency


- (1) Hardware Method
 - a) Snoopy Cache Protocol
 - Write-Invalidate
 - Write-Update

b) Directory Scheme



(a) Whole Directory







(2) Software Method

- **➤**Use software to limit some common writable data to store in the cache.
- Through the analysis of the compiler, we can divide the data into the cacheable data and non-cacheable data.



Multiprocessor Operating System

- ✓Input / Output Load Balancing
- ✓ Processor Load Balancing
- **✓** System Recombination

OS Classification

- > Master-Slave Configuration
- > Separate Supervisor
- > Floating Supervisor