Computer Architectures MIPS Control


Zhu Wen-Jun

Institute of Computer


Outline

- Datapath Review
- Controller Implementation

Great Idea #1: Levels of Representation/Interpretation



Hardware Design Hierarchy




Outline

- Datapath Review
- Controller Implementation

Datapath Review

- Part of the processor; the hardware necessary to perform all operations required
 - Depends on exact ISA, RTL of instructions
- Major components:
 - PC and Register File (RegFile holds registers)
 - Instruction and Data Memory
 - ALU for operations (on two operands)
 - Extender (sign/zero extend)


Five Stages of the Datapath



Datapath and Control

- Route parts of datapath based on ISA needs
 - Add MUXes to select from multiple inputs
 - Add control signals for component inputs and MUXes
- Analyze control signals
 - How wide does each one need to be?
 - For each instruction, assign appropriate value for correct routing

MIPS-lite Instruction Fetch



MIPS-lite Datapath Control Signals

• ExtOp: $0 \rightarrow$ "zero"; $1 \rightarrow$ "sign" • MemWr:

• ALUsrc: $0 \rightarrow \text{busB}$; $1 \rightarrow \text{imm} 16$

• **ALUctr:** "ADD", "SUB", "OR"


• **nPC_sel:** $0 \rightarrow +4$; $1 \rightarrow$ branch

• MemWr: $1 \rightarrow$ write memory

• MemtoReg: $0 \rightarrow ALU$; $1 \rightarrow Mem$

• RegDst: $0 \rightarrow$ "rt"; $1 \rightarrow$ "rd"

• RegWr: $1 \rightarrow$ write register




Outline


- Datapath Review
- Controller Implementation

Processor Design Process

- Five steps to design a processor:
 - 1. Analyze instruction set → datapath requirements
 - 2. Select set of datapath components & establish clock methodology
 - 3. Assemble datapath meeting the requirements
 - 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer
 - 5. Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits



Purpose of Control




MIPS-lite Instruction RTL

```
Instr
           Register Transfer Language
addu
           R[rd] \leftarrow R[rs] + R[rt]; PC \leftarrow PC + 4
subu
           R[rd] \leftarrow R[rs] - R[rt]; PC \leftarrow PC + 4
ori
           R[rt] \leftarrow R[rs] + zero ext(imm16); PC \leftarrow PC + 4
           R[rt] \leftarrow MEM[R[rs] + sign ext(imm16)];
lw
           PC \leftarrow PC + 4
           MEM[R[rs]+sign ext(imm16)] \leftarrow R[rs];
SW
           PC \leftarrow PC + 4
           if(R[rs] == R[rt])
beq
               then PC\leftarrow PC+4+[sign ext(imm16)||00]
               else PC←PC+4
```

MIPS-lite Control Signals (1/2)

Instr	Control Signals	
addu	ALUsrc=RegB, ALUctr="ADD", RegDst=rd, RegW. nPC_sel="+4"	r,
subu	ALUsrc=RegB, ALUctr="SUB", RegDst=rd, RegW.nPC_sel="+4"	r,
ori	ALUsrc=Imm, ALUctr="OR", RegDst=rt, RegWstxtOp="Zero", nPC_sel="+4"	r,
lw	ALUsrc=Imm, ALUctr="ADD", RegDst=rt, RegW. ExtOp="Sign", MemtoReg, nPC_sel="+4"	r,
SW	ALUsrc=Imm, ALUctr="ADD", MemW. ExtOp="Sign", nPC_sel="+4"	r,
beq	ALUsrc=RegB, ALUctr="SUB", nPC_sel="Br"	

MIPS-lite Control Signals (2/2)



All Supported Instructions

Now how do we implement this table with CL?

Generating Boolean Expressions

- Idea #1: Treat instruction names as Boolean variables!
 - opcode and funct bits are available to us
 - Use gates to generate signals that are 1 when it is a particular instruction and 0 otherwise


Examples:

Generating Boolean Expressions


- Idea #2: Use instruction variables to generate control signals
 - Make each control signal the combination of all instructions that need that signal to be a 1
- Examples:
- What about don't cares (X's)?
 - Want simpler expressions; set to 0!

Controller Implementation

Use these two ideas to design controller:



AND Control Logic in Logisim



OR Control Logic in Logisim

