

# Chapter4 Pipelining Technology

## Three methods for Improving the processing speed and system efficiency

- **Time-interleaving**
- **Resource-replication**
- **Resource-sharing**




# Chapter4 Pipelining Technology

## ■ Overview of Pipelining Technology

### 1. Sequence


$IF_k$	$ID_k$	$EX_k$	$IF_{k+1}$	$ID_{k+1}$	$EX_{k+1}$	$\dots$
--------	--------	--------	------------	------------	------------	---------

$$T = \sum_{i=1}^n (t_{IF\ i} + t_{ID\ i} + t_{EX\ i})$$




# Chapter4 Pipelining Technology


## 2. One-stage Overlap



# Chapter4 Pipelining Technology




**Pipelining Structure**



**Instruction Pipelining**

# Chapter4 Pipelining Technology



# Chapter4 Pipelining Technology

## ■ Pipelining Classification

### 1. The Level of Processing

- ❖ Arithmetic Pipelining
- ❖ Instruction Pipelining
- ❖ Macro Pipelining




# Chapter4 Pipelining Technology

## 2. Pipelining Function

- Unifunction Pipelining
- Multifunction Pipelining
  - ✓ Static Pipelining
  - ✓ Dynamic Pipelining


## 3. Connection Mode

- Linear Pipelining
- Non-Linear Pipelining



# Chapter4 Pipelining Technology


## ■ Pipelining Example



**TI-ASC Multifunction Pipelining**




# Chapter4 Pipelining Technology



**Static Multifunction Pipelining**

# Chapter4 Pipelining Technology



**Dynamic Multifunction Pipelining**

# Chapter4 Pipelining Technology

## ■ Pipelining Performance

### 1. Performance Indicators

#### (1) TP(Throughput Rate):

**The count of tasks can output from Pipelining per unit time.**




# Chapter4 Pipelining Technology

## ✓ Maximum Throughput Rate:


$$TP_{\max} = 1 / \Delta t \text{ (ideal condition)}$$

$$TP_{\max} = 1 / \max\{\Delta t_1, \Delta t_2, \Delta t_3, \Delta t_4\}$$

## ✓ Bottleneck Segment




# Chapter4 Pipelining Technology




$$TP_{max} = 1 / 3\Delta t$$

# Chapter4 Pipelining Technology




**Bottleneck Segmentation**



**Bottleneck Replication**

# Chapter4 Pipelining Technology



# Chapter4 Pipelining Technology

## ✓ Actual Throughput Rate

$$TP = \frac{n}{m\Delta t_0 + (n-1)\Delta t_0} = \frac{1}{\Delta t_0(1 + \frac{m-1}{n})} = \frac{TP_{\max}}{1 + \frac{m-1}{n}}$$





# Chapter4 Pipelining Technology

## (2) Efficiency

**Each Segment Time is Equal**

$$\eta = \frac{m \cdot n \cdot \Delta t_0}{m \cdot T} = \frac{n \cdot \Delta t_0}{m\Delta t_0 + (n-1) \Delta t_0}$$

**Each Segment Time is Not Equal**

$$\eta = \frac{n * \sum_{i=1}^m \Delta t_i}{m * \left[ \sum_{i=1}^m \Delta t_i + (n-1) \Delta t_j \right]}$$

$\Delta t_j$  is the processing time of bottleneck segment

# Chapter4 Pipelining Technology

## (3) Speedup Ratio

**Each Segment Time is Equal**

$$Sp = \frac{T_{\text{non-Pipelining}}}{T_{\text{Pipelining}}} = \frac{n * m * \Delta t}{m * \Delta t + (n-1) * \Delta t} = \frac{n * m}{m + n - 1} = \frac{m}{1 + \frac{n-1}{n}}$$

**Each Segment Time is Not Equal**

$$Sp = \frac{n * \sum_{i=1}^m \Delta t_i}{\sum_{i=1}^m \Delta t_i + (n-1) * \Delta t_j}$$




# Chapter4 Pipelining Technology

**Ex1: Four-stages pipelining,  $\Delta t_1 = \Delta t_3 = \Delta t_4 = \Delta t$ ,  $\Delta t_2 = 3\Delta t$ , Please write out TP,  $\eta$  and SP when the task count(n) is 4 or 10.**

**(1) Analysis Method:** Assume  $n = 10$

$$TP = \frac{n}{\sum_{i=1}^m \Delta t_i + (n-1) \Delta t_j}$$




# Chapter4 Pipelining Technology

$$Sp = \frac{n * \sum_{i=1}^m \Delta t_i}{\sum_{i=1}^m \Delta t_i + (n-1) * \Delta t_j} = \frac{10 * 6 \Delta t}{(6 + 3 * 9) \Delta t} = \frac{20}{11} = 1.8$$


$$TP = \frac{10}{6 * \Delta t + 3 * 9 * \Delta t} = \frac{10}{33 * \Delta t} = 0.303 / \Delta t$$

$$\eta = \frac{6 * 10 \Delta t}{4 * 6 \Delta t + 9 * 3 * 4 \Delta t} = \frac{60}{24 + 108} = \frac{5}{11} \approx 45\%$$



# Chapter4 Pipelining Technology

## (2) Spatial-Temporal Chart Method



$n=4$ :

$$TP = 4 / ((6 + 3 * 3) \Delta t) = 4 / (15 \Delta t) = 0.267 / \Delta t$$

$$\eta = 6 * 4 \Delta t / (4 * 15 \Delta t) = 2/5 = 40\%$$

$$Sp = 4 * 6 \Delta t / 15 \Delta t = 8/5 = 1.6$$

# Chapter4 Pipelining Technology

**m=4**

	<b>TP(1 / <math>\Delta t</math>)</b>	<b><math>\eta</math></b>	<b>Sp</b>
<b>n=4</b>	<b>0.267</b>	<b>40%</b>	<b>1.6</b>
<b>n=10</b>	<b>0.303</b>	<b>45%</b>	<b>1.8</b>
<b>n=100</b>	<b>0.33</b>	<b>50%</b>	<b>1.98</b>




# Chapter4 Pipelining Technology

**Ex2: Assume that there is a four-stages floating-point addition pipelining and every stage has the same processing time. If we use this Pipelining to calculate the following formula**

$$Z=A+B+C+D+E+F+G+H$$

**Please write out TP、 $\eta$  and Sp.**




**Solution:**

$$TP=7/ (15\Delta t) = 0.47/ \Delta t$$

$$\eta =7*4/(15*4)=7/15 = 47\%$$


$$Sp=4*7/15=28/15 = 1.87$$

$$Z=A+B+C+D+E+F+G+H$$



# Chapter4 Pipelining Technology

**Ex3. Please write out TP、 $\eta$  and Sp when we use the TI-ASC multifunction pipelining to calculate 6 floating-point addition and 5 fixed-point (m=8,n=11)**





# Chapter4 Pipelining Technology

$$T_{add} = (6 + (6 - 1)) * \Delta t = 11 \Delta t$$


$$T_{mul} = (4 + (5 - 1)) * \Delta t = 8 \Delta t$$

$$T = T_{add} + T_{mul} = 19 \Delta t$$

$$TP = 11 / ((11 + 8) \Delta t) = 11 / 19 \Delta t = 0.58 / \Delta t$$

$$\eta = (6 * 6 + 5 * 4) \Delta t / (19 * 8 \Delta t) = 6 / 52 = 7 / 19 = 36.8\%$$

$$Sp = (6 * 6 + 5 * 4) \Delta t / 19 \Delta t = 56 \Delta t / 19 \Delta t = 2.95$$



# Chapter4 Pipelining Technology

**Ex4: Three-stages pipelining,  $\Delta t_1 = \Delta t_3 = \Delta t$ ,  $\Delta t_2 = 3\Delta t$ .**

**(1) Please write out  $T_p$  and  $\eta$  when the task count( $n$ ) is 3 or 30.**

**(2) Please try to eliminate the bottleneck problem and write out  $T_p$  and  $\eta$  when the task count( $n$ ) is 3 or 30.**



# Chapter4 Pipelining Technology

**Solution:**

**(1)  $n=3$ ,  $m=3$ ,  $\Delta t_1=\Delta t$ ,  $\Delta t_2=3\Delta t$ ,  $\Delta t_3=\Delta t$ ,  $\Delta t_j=3\Delta t$**


$$TP = \frac{n}{\sum_{i=1}^m \Delta t_i + (n-1)\Delta t_j} = \frac{3}{5\Delta t + 2 * 3\Delta t} = \frac{3}{11\Delta t}$$



# Chapter4 Pipelining Technology

$$\eta = \frac{n \sum_{i=1}^m \Delta t_i}{m \left[ \sum_{i=1}^m \Delta t_i + (n-1) \Delta t_j \right]} = \frac{3 \times 5 \Delta t}{3 \times 11 \Delta t} = \frac{5}{11} = 45\%$$

## (2) Bottleneck Segmentation



# Chapter4 Pipelining Technology

**$n=3$ ,  $m=5$ ,  $\Delta t_i = \Delta t_j = \Delta t$**

$$TP = \frac{3}{\sum_{i=1}^5 \Delta t_i + (3 - 1) \Delta t_i} = \frac{3}{5 \Delta t + 2 \Delta t} = \frac{3}{7 \Delta t} = 0.43/\Delta t$$

$$\eta = \frac{3 \cdot \sum_{i=1}^5 \Delta t_i}{5 * 7 \Delta t} = \frac{3 * 5 \Delta t}{5 * 7 \Delta t} = \frac{3}{7} = 43\%$$

**$n=30$ :**

**$TP=0.88/\Delta t$**

**$\eta=88\%$**



# Chapter4 Pipelining Technology

Bottleneck

n=3:

TP=0.237/ $\Delta t$

$\eta$ =45%

n=30:

TP=0.326/ $\Delta t$

$\eta$ =54%

No Bottleneck

n=3:


TP=0.43/ $\Delta t$

$\eta$ =43%

n=30:

TP=0.88/ $\Delta t$

$\eta$ =88%



**Bottleneck Replication**


# Chapter4 Pipelining Technology

**Ex5. Assume that a dual-function static pipelining can execute addition and multiplication and include 4 stages. Every stage's processing time is separately  $\Delta t$ ,  $2\Delta t$ ,  $2\Delta t$ ,  $3\Delta t$ . The connection of addition is  $1 \rightarrow 2 \rightarrow 4$ , the connection of multiplication is  $1 \rightarrow 3 \rightarrow 4$ . Now calculate the following formula**

$$A * (B + C * (D + E * F)) + G * H$$

- (1) Please adjust the order of calculation and draw the spatial-temporal chart which can get the optimal throughput and write out the total calculation time and  $\eta$ .**
- (2) If we want to eliminate the bottleneck problem by bottleneck segmentation, how long we can finish the calculation?**
- (3) If we want to eliminate the bottleneck problem by bottleneck replication, please write out the total calculation time and  $\eta$ .**

# Chapter4 Pipelining Technology



(1)  $T=36 \Delta t$ ,  $\eta=38\%$

(2)  $T=26 \Delta t$

(3)  $\eta=26\%$



# Chapter4 Pipelining Technology

## ■ Pipelining Hazard

**Hazard** is a condition that prevents an instruction in the Pipelining from executing its next scheduled pipelining stage.

- **Structural hazards**


These are conflicts over hardware resources.

- **Data hazards**

Instruction depends on result of prior computation which is not ready (computed or stored) yet.

- **Control hazards**

Branch condition and the branch PC are not available in time to fetch an instruction on the next clock.



# Chapter4 Pipelining Technology

## ■ Structural Hazards

Ex1:

$$X_3 = X_2 * X_1$$
$$X_6 = X_4 * X_5$$



# Chapter4 Pipelining Technology

Ex2:

<b>T</b> <b>I</b>	<b>1</b>	<b>2</b>	<b>3</b>	<b>4</b>	<b>5</b>	<b>6</b>	<b>7</b>	<b>8</b>
<b>Load</b>	<b>IF</b>	<b>ID</b>	<b>EX</b>	<u><b>MEM</b></u>	<b>WB</b>			
<b>i+1</b>		<b>IF</b>	<b>ID</b>	<b>EX</b>	<b>MEM</b>	<b>WB</b>		
<b>i+2</b>			<b>IF</b>	<b>ID</b>	<b>EX</b>	<b>MEM</b>	<b>WB</b>	
<b>i+3</b>				<u><b>IF</b></u>	<b>ID</b>	<b>EX</b>	<b>MEM</b>	<b>WB</b>
<b>i+4</b>					<b>IF</b>	<b>ID</b>	<b>EX</b>	<b>MEM</b>

**Conflict**

# Chapter4 Pipelining Technology

**Solution:**

<b>T \ I</b>	<b>1</b>	<b>2</b>	<b>3</b>	<b>4</b>	<b>5</b>	<b>6</b>	<b>7</b>	<b>8</b>	<b>9</b>
<b>Load</b>	<b>IF</b>	<b>ID</b>	<b>EX</b>	<b>MEM</b>	<b>WB</b>				
<b>i+1</b>		<b>IF</b>	<b>ID</b>	<b>EX</b>	<b>MEM</b>	<b>WB</b>			
<b>i+2</b>			<b>IF</b>	<b>ID</b>	<b>EX</b>	<b>MEM</b>	<b>WB</b>		
<b>i+3</b>				<b>Stall</b>	<b>IF</b>	<b>ID</b>	<b>EX</b>	<b>MEM</b>	<b>WB</b>
<b>i+4</b>						<b>IF</b>	<b>ID</b>	<b>EX</b>	<b>MEM</b>

# Chapter4 Pipelining Technology

## ■ Data Hazards

### ✓ RAW(Read After Write) (WR)


i:  $R1 + R2 \rightarrow R3$       j:  $R3 * R4 \rightarrow R5$

### ✓ WAR(Write After Read) (RW)

i:  $R3 * R4 \rightarrow R5$       j:  $R1 + R2 \rightarrow R3$

### ✓ WAW(Write After Write) (WW)

i:  $R1 * R2 \rightarrow R3$       j:  $R4 + R5 \rightarrow R3$



# Chapter4 Pipelining Technology

## How to deal with data hazards?


### ❖ Insert Stalls

### ❖ Forwarding

- Instead of waiting to store the result, we forward it immediately to the instruction that wants it.
- Mechanically, we add buses to the data path to move these values.
- These buses always “point backwards” in the data path, from later stages to earlier stages.



# Chapter4 Pipelining Technology



**Forwarding**

# Chapter4 Pipelining Technology

**ADD  
R1,R2,R3**



**SUB R4,R1,R5**



**AND  
R6,R1,R7**



**OR R8,R1,R9**



**XOR  
R10,R1,R11**




**Reduce Forwarding Count**





# Chapter4 Pipelining Technology




# Chapter4 Pipelining Technology

## ■ Control Hazards

- ❖ **Form condition code in advance**
- ❖ **Static branch prediction**
- ★ **Assume branch not taken or taken.**
- ★ **Prefetching branch target.**
- ★ **Speed up short loop processing.**
- ❖ **Dynamic branch prediction**
- ❖ **Delayed Branch**



# Delayed Branch



# Chapter4 Pipelining Technology

## ■ Pipelining Interrupt Handling

- ✓ **Imprecise Breakpoint**
- ✓ **Precise Breakpoint**



# Chapter4 Pipelining Technology

## ■ Non-linear Pipelining Conflict and Scheduling

**Non-linear Pipelining Conflict:**

**Function Segment Conflict**

**The problem** needs to be solved is **how long** next task can be taken into pipelining.



## Reservation Table

[illegible]

# Chapter4 Pipelining Technology

## ■ Forbidden List

$$F=\{1, 5, 6, 8\}$$

## ■ Collision Vector


$$C=(C_n C_{n-1} \dots C_2 C_1)$$

**Ex1: If  $F=\{1, 3, 6\}$ , then  $n=6$**

$$C = (100101)$$

**Ex2: If  $F=\{1, 5, 6, 8\}$ , then  $n=8$**

$$C = (10110001)$$



# Chapter4 Pipelining Technology

## How to generate new collision vector?

Ex1: If  $C=(10110001)$  and the second task enters into pipelining after  $3\Delta t$

→3: 00010110  
V 10110001 (Original)

---

10110111 (New)

Ex2: If the third task enters into pipelining after  $4\Delta t$

→4: 00001011  
V 10110001 (Original)

---


10111011 (New)




# Chapter4 Pipelining Technology

## ■ State transition diagram

$F = \{1, 5, 6, 8\}$



# Chapter4 Pipelining Technology



## Scheduling Policy

Different Interval (2, 2, 7)

(3, 4)

Same Interval (7)

## Average Latency

$(2+2+7) / 3 = 3.67$

$(3+4) / 2 = 3.5$

7

# Chapter4 Pipelining Technology

**Example:** The following is the reservation table of a four-stages non-linear pipelining. Please write out the forbidden list(F) and the collision vector(C). Please draw the state transition diagram and get the minimum average latency, the maximum throughput and the best scheduling policy. If you use this scheduling policy to input 6 tasks, please write out the actual throughput.


S/t	1	2	3	4	5	6	7
1	√				√		√
2		√		√			
3			√				
4				√		√	

**Solution:**  $F=\{2, 4, 6\}$

$C= (101010)$

# Chapter4 Pipelining Technology

**State Transition Diagram**



Scheduling Policy	Average Latency
(7)	7
(1, 7)	4
(3, 7)	5
(3, 5)	4
(5, 7)	6
(5)	5
(3, 5, 7)	5
(5, 3, 7)	5

# Chapter4 Pipelining Technology

**From the above table we can get:**

**The minimum average latency is  $4\Delta t$**


**$TP_{max} = 1/4\Delta t$**

**The optimal scheduling policy are (1,7), (3,5) and (5,3).**

**(1) If we use (1,7) policy to input 6 tasks, then**

**$T = 7 + 1 + 7 + 1 + 7 + 1 = 24 \Delta t$**

**$TP = 6/24 \Delta t$**



# Chapter4 Pipelining Technology

**(2) If we use (3,5) policy to input 6 tasks, then**

$$T=7+3+5+3+5+3=26 \Delta t$$

$$TP=6/26 \Delta t$$

**(3) If we use (5,3) policy to input 6 tasks, then**

$$T=7+5+3+5+3+5=28 \Delta t$$

$$TP=6/28 \Delta t$$

**So we can get the best scheduling policy is (1,7) .**


# Chapter4 Pipelining Technology

## ■ To Further Develop Instruction Parallelism

- Superscalar
- Super Pipelining
- VLIW



# Chapter4 Pipelining Technology




**Superscalar:** a computer can issue multiple instructions at the **same** time each clock cycle.






# Chapter4 Pipelining Technology




**VLIW:** a computer with very long instruction word

3 operations




# Chapter4 Pipelining Technology

**Super Pipelining:** a computer can issue multiple instructions at the **different** time each clock cycle.




# Chapter4 Pipelining Technology

## Example: MIPS R4000



# Chapter4 Pipelining Technology

## Superscalar & Super Pipelining



# Chapter4 Pipelining Technology

## ■ Vector Pipelining

### ◆ Vector Processing Method

Example:  $A*(B+C)$

FORTRAN:      Do 10 I=1,n  
                 10 D (I) =A (I) \* (B (I) +C (I) )

#### 1. Horizontal Processing Method

$$d_1 = a_1 * (b_1 + c_1)$$

$$d_2 = a_2 * (b_2 + c_2)$$

·


·

$$d_n = a_n * (b_n + c_n)$$

#### 2. Vertical Processing Method

$$B_i + C_i \rightarrow E_i$$


$$A_i * E_i \rightarrow D_i$$



# Chapter4 Pipelining Technology

## 3. Grouping Processing Method of Vertical and Horizontal

$$n=k*m+r$$



### ◆ Vector Processor Structure


- Memory-Memory
- Register-Register




# Chapter4 Pipelining Technology

## 1. Memory-Memory Structure

Example:  $C=A+B$




# Chapter4 Pipelining Technology






# Chapter4 Pipelining Technology




# Chapter4 Pipelining Technology

## 2. Register-Register Structure ( Cray-1)



# Chapter4 Pipelining Technology



# Chapter4 Pipelining Technology

## ◆ Vector Parallel Processing

### ❖ Full Parallel

$V1+V2 \rightarrow V3$

$V4*V5 \rightarrow V6$

### ❖ Function Unit Conflict

$V1+V2 \rightarrow V3$

$V4+V5 \rightarrow V6$

### ❖ Vector Register ( $V_i$ ) Conflict

$V1+V2 \rightarrow V3$

$V4*V2 \rightarrow V5$


$V1+V2 \rightarrow V3$

$V4*V5 \rightarrow V3$

### ❖ Function Unit & $V_i$ Conflict

$V1+V2 \rightarrow V0$

$V1+V5 \rightarrow V3$



# Chapter4 Pipelining Technology

## Vector Link Technology


1. RAW
2. Time Limitation

**Example:**

```
LD    V3, A           ; V3←A, Access Memory
ADDV  V2, V0, V1       ; V2←V0+V1, Floating-Point Addition
MULTV V4, V2, V3       ; V4←V2*V3, Floating-Point Multiplication
```



# Chapter4 Pipelining Technology



# Chapter4 Pipelining Technology

**Assume that LD needs  $6 \Delta t$  , ADDV needs  $6 \Delta t$  and MULTV needs  $7 \Delta t$  . The set-up time of vector register and memory is both  $1 \Delta t$ .**

**N- Vector Length**

**Full Serial:**

$$[(1+6+1)+N-1]+[(1+6+1)+N-1]+[(1+7+1)+N-1]=(3N+22) \Delta t$$

**The first and second instruction in parallel, serial with the third**

$$[(1+6+1)+N-1]+[(1+7+1)+N-1]=(2N+15) \Delta t$$

**The first and second instruction in parallel, link with the third**

$$[(1+6+1)+(1+7+1)+(N-1)]=(N+16) \Delta t$$