

Computer Organization and Architecture

Internal Organization of Memory Chips

Veena Thenkanidiyoor
National Institute of Technology
Goa



1

1

Recap

- Introduction to memory unit
 - Important memory operations
 - Hierarchical organization
- Semiconductor memory cells
 - SRAM
 - DRAM

2

2

Internal Organization of Memory


- The memory is organised such that a group of n -bits can be stored or retrieved in a single basic operation
- Each group of n -bits is referred as one **memory word**
- Accessing the memory to store or retrieve information require **address for each location**
- Possible number of address locations are decided by the **number of address lines** in the processor
- For k -address lines, there will be 2^k locations, each of n -bit memory word
- 2^k addresses constitute **address space of computer**
- Example: Let $k=10$ and $n=32$
 - Number of locations: 2^{10}
 - Size of the memory: $2^{10} \times 2^5 \text{ bits} = 2^{15} \text{ bits}$
 $= 2^{12} \text{ Bytes}$
 $= 4 \text{ KB}$

3


3

Internal Organization of SRAM Chip

- SRAM cell (block diagram):




- Memory cells are usually organised in the form of an **array**
- At each memory location, n SRAM cells are placed next to each other to form n -bit **memory word**
- Example: **4-bit memory word**




4

4



5



6

6

Illustration: 512 x 8 bit Memory Chip

✓ 1-dimensional address decoding:

– Example: Design of 4Kb memory chip


Memory chip organization : 512 x 8

Memory Size : 512B

Number of address line be : 9

Address decoder configuration : 9-to- 2^9

$$\begin{aligned}
 &512 \times 8 \\
 &= 2^9 \times 2^3 \\
 &= 2^{12} \\
 &= 2^{10} \times 2^2 \\
 &= 2^2 \times 2^2 \\
 &= 4Kb
 \end{aligned}$$




• Example: ✓

- Memory capacity: 4 MB = $2^{20} \times 2^2$
- Word length: 32 bits = $2^5 \times 2^5$
- Organization: 1M x 32 = $2^{20} \times 2^5$
- Number of address line: 20

7

7

Internal Organization of $2^k \times n$ SRAM Chip




- 1-dimensional address decoding
- This design is not actually used for RAM of any size

8

8

Limitation of 1-dimensional address decoding


→ $2^k \times n$ bit memory



9

9

Limitation of 1-dimensional address decoding



2 to 4 decoder
4- And gates.
2-input AND

10

10

Limitation of 1-dimensional address decoding

- k to 2^k
- 2^k AND gates, k input
- 512×8 bit memory
- 9 to 2^9 address decoder
- 16×4 bit
- ↓
- $1M \times 4$ bit
- $2^{20} \times 4$ 20 to 2^{20} decoder.

11

11

Motivation for 2-dimensional address decoding

12

12

Reference

- Carl Hamacher, Zvonko Vranesic and Safwat Zaky, "**Computer Organization**", 5th Edition, Tata McGraw Hill, 2002

13

13

Thank You

14

14