Basic Processing Unit

1

Central Processing Unit (CPU)

• Examine internal structure of processor and how it performs the tasks of fetching, decoding and executing the instructions of a program

- To execute a program, the processor fetches one instruction at a time and performs the operation specified
- Instructions are fetched from the successive memory locations until the branch instruction is encountered

Central Processing Unit (CPU)

- Program counter (PC):
 - Holds the next instruction to be fetched
 - Helps the processor to keep track of the address of the memory location of next instruction to be fetched
 - After fetching, the content of PC is updated to point to the next instruction in the sequence
 - Branch instruction may load different value into the PC
- Instruction register (IR):
 - Instruction to be executed is loaded into the IR

3

3

Execution of an Instruction


- Suppose each instruction is 4 bytes in length and stored in one memory word
- Assume that memory is byte addressable
- · Steps to execute an instruction:
 - Step1: Fetch the content of the memory location pointed to by the PC and are load into IR


$$IR \leftarrow [[PC]]$$

- Step2: Increment the content of the PC by 4

$$PC \leftarrow [PC] + 4$$

- Step3: Carry out the actions specified by the instruction in the IR
- Step1 and Step2 repeated each time to fetch the instruction. They are referred to as Fetch Phase
- Step3 is referred as Execute Phase





Operations During Instruction Execution


- Instruction are executed by performing one or more of the following operations:
 - Transfer a word of data from one processor register to another or to ALU
 - Perform arithmetic or logic operation and store the results in the processor register
 - Fetch the content of a given memory location and load them into a processor register
 - Store a word of data from a processor register into a given memory location
- All the operations and data transfer within processor take place within a time period defined by processor clock
- Control signals that govern a particular transfer are asserted at the start of the clock cycle
- · Each action is performed in one or more clock cycles

7

7

Register Transfers

- Transfer a word of data from one processor register to another or to ALU
- Example: MOV R1, R4 Data is transferred from R4 to R1




- · For each register, two control signals are used
 - One to place the content of the register on the bus
 - Another to load the data on the bus into the register
- Input and output of register Ri are connected to bus via switches controlled by the signals Ri_{in} and Ri_{out}
 - Ri_{in} = 1: Data on the bus loaded into Ri
 - Ri_{out} = 1: Dta in Ri palce on the bus

Register Transfers

• Example: MOV R1, R4

Internal
Processor Bus





- R4_{out}, R1_{ii}
- Processor completes its internal data transfer in 1 clock cycle

9

Arithmetic or Logic Operation


ALU is a combinational circuit that has no internal storage






Fetching a Word from Memory

- To fetch a word of information from memory,
 - The processor has to specify the address of memory location where the information is stored
 - Request a read operation
- This applies whether information to be fetched is an instruction of program or an operand specified by the instruction
- Processor transfer address to MAR, whose output connected to address lines
 - At the same time processor uses control lines of memory bus to indicate Read operation
- Requested data received are stored in MDR
 - From MDR, the data is transferred to processor register




Fetching a Word from Memory

- Example: MOV R1, [R2] → Mov R1, R2
 - Transfer the content of location addressed by R2 to R1
- Set of operations involved in executing this instruction
 - 1. MAR ← [R2]
 - 2. Start Read operation on memory bus
 - 3. Wait for memory function complete (MFC) signal from memory
 - · It is an indication that data is in memory bus
 - 4. Load MDR from memory bus
 - 5. $R1 \leftarrow [MDR]$
- Each action is completed in one clock cycle, except the third operation
- Control sequence:
 - 1. R2_{out} , MAR_{in} , Read
 - 2. MDR_{inE}, WMFC
 - 3. MDR_{out} , R2_{in}




Timing of Fetching Word from Memory Steps CLK No. Example: ADD R2, R1 Processor · Control Sequence: Clock 1. R2_{out} , MAR_{in} , Read R2_{out} 2. \mathbf{MDR}_{inE} , \mathbf{WMFC} 3. MDR_{out} , R1_{in} MAR_{in} Address Read Control signal generated in Memory memory unit: Read (MR) $\mathsf{MDR}_{\mathit{inE}}$ WMFC




Storing a Word into Memory

- Address is loaded into MAR
- Data to be written are loaded into MDR
- Example: MOV [R1], R2
 - Transfer/Store the content of R2 to the location addressed by R1
- · Set of operations involved in executing this instruction
 - 1. MAR ← [R1]
 - 2. Load MDR from R2
 - 3. Start Write operation on memory bus
 - 4. Keep the data from MDR onto memory bus
 - 5. Wait for memory function complete (MFC) signal from memory
- Control sequence:
 - 1. R1_{out}, MAR_{in}
 - 2. R2_{out} , MDR_{in} , Write
 - 3. MDR_{outE}, WMFC



Execution of a Complete Instruction

- Example: ADD R1, [R2]
 - Add the content of a memory location pointed by R2 to the register R1 and store the result in R1
- · Actions involved in execution:
 - Fetch the instruction
 - Fetch the first operand (content of the memory location pointed to by R2)
 - Perform the addition
 - Load the result on to R1



Branch Instruction Execution

Branch instruction replaces the contents of the PC with the branch target address

```
000010: SUBRO, RO, RO

000011: Loop_Begin: CMPRO, N

000012: JEQ Loop_End

000013: ADD A[R0], B[R0], C[R0]

000014: INC RO

000015: JMP Loop_Begin

000016: Loop_End:
```

 Branch target address is obtained by adding an offset given in branch instruction to the updated value of PC

```
OPCODE TARGET

OOO10 OO OO II X DO O10 Off st-

Present value of PC Torget.
```

