

# Control Unit

1

## Control Unit

- Processor must have some means of generating the control signals needed in the proper sequence
- Two categories of approaches used to generate the control signals in proper sequence:
  - Hardwired control
  - Microprogrammed control

2

2

## Hardwired Control

- Control sequence for execution of **ADD R1, [R2]**:

**T1**  $PC_{out} \rightarrow MAR_{in}$ , Read, Select 4, Add,  $Z_{in}$

**T2**  $Z_{out} \rightarrow PC_{in}$ ,  $Y_{in} \rightarrow MDR_{inE}$ , WMFC

**T3**  $MDR_{out} \rightarrow IR_{in}$

**T4**  $R2_{out} \rightarrow MAR_{in}$ , Read

**T5**  $R1_{out} \rightarrow Y_{in}$ ,  $MDR_{inE} \rightarrow WMFC$

**T6**  $MDR_{out} \rightarrow$  Select Y, Add,  $Z_{in}$


**T7**  $Z_{out} \rightarrow R1_{in}$ , End

- Counter can be used to keep track of the control steps
- Each state or count, of this counter corresponds to one control step

3

3

## Hardwired Control Unit Organization




- Control signals are obtained using:
  - Contents of control step counter
  - Contents of the instruction register
  - Contents of condition flags
  - External input signals like MFC and interrupt requests

- The decoder/encoder block is a combinational circuit that generates the required control outputs, depending on the state of all its inputs

4

4

## Hardwired Control Unit Organization




- **Step decoder:**
  - Provides a separate signal line for each step or time slot in the control sequence
- **Instruction decoder:**
  - Its output consists of separate lines for each machine instruction

- For any instruction in IR, one of the output lines  $INS1$  to  $INS_m$  is selected (i.e. set to 1) and all other lines are set to 0

5

5

## Hardwired Control Unit Organization



- **Encoder:**
  - Input signals to encoder block are **combined** to generate individual control signals  $Y_{in}$ ,  $Z_{in}$ ,  $PC_{out}$ , Add, End and so on

6


6

## Design of Encoder

- Control sequence for **ADD R1, [R2]**
  - T1  $PC_{out}, MAR_{in}, Read, Select\ 4, Add, Z_{in}$
  - T2  $Z_{out}, PC_{in}, Y_{in}, MDR_{inE}, WMFC$
  - T3  $MDR_{out}, IR_{in}$
  - T4  $R2_{out}, MAR_{in}, Read$
  - T5  $R1_{out}, Y_{in}, MDR_{inE}, WMFC$
  - T6  $MDR_{out}, Select\ Y, Add, Z_{in}$
  - T7  $Z_{out}, R1_{in}, End$
- Control sequence for **JMP next**
  - T1  $PC_{out}, MAR_{in}, Read, Select\ 4, Add, Z_{in}$
  - T2  $Z_{out}, PC_{in}, Y_{in}, MDR_{inE}, WMFC$
  - T3  $MDR_{out}, IR_{in}$
  - T4  $Offset\_filed\_of\_IR_{out}, Add, Select\ Y, Z_{in}$
  - T5  $Z_{out}, PC_{in}, End$

Example: Logic for Generating control signal,  $Z_{in}$

$$Z_{in} = T1 + T6 \cdot ADD + T4 \cdot JMP + \dots$$




7

7

## Design of Encoder

- Example:** Generating control signal, **End**
  - T1  $PC_{out}, MAR_{in}, Read, Select\ 4, Add, Z_{in}$
  - T2  $Z_{out}, PC_{in}, Y_{in}, MDR_{inE}, WMFC$
  - T3  $MDR_{out}, IR_{in}$
  - T4  $Offset\_filed\_of\_IR_{out}, Add, Select\ Y, Z_{in},$   
If N=0 then End
  - T5  $Z_{out}, PC_{in}, End$
- Control sequence for **JN next**
  - T1  $PC_{out}, MAR_{in}, Read, Select\ 4, Add, Z_{in}$
  - T2  $Z_{out}, PC_{in}, Y_{in}, MDR_{inE}, WMFC$
  - T3  $MDR_{out}, IR_{in}$
  - T4  $Offset\_filed\_of\_IR_{out}, Add, Select\ Y, Z_{in},$   
If N=0 then End
  - T5  $Z_{out}, PC_{in}, End$

$$End = T7 \cdot ADD + T5 \cdot JMP + (T5 \cdot N + T4 \cdot \bar{N}) \cdot JN + \dots$$



8

8

## Generation of Control Signals

- Example:  $T_1$   $PC_{out}$ ,  $MAR_{in}$ , Read, Select 4, Add,  $Z_{in}$


$$PC_{out} = T_1 + \dots$$

$$MAR_{in} = T_1 + T_4.ADD + \dots$$

$$\text{Select 4} = T_1 + \dots$$

$$\text{Add} = T_1 + T_6.ADD + T_4.(JMP + JN + \dots) + \dots$$

$$Z_{in} = T_1 + T_6.ADD + T_4.JMP + \dots$$



9

## Generation of Control Signals

- Example: ADD R1, [R2]


$$T_6 \text{ } MDR_{out}, \text{ Select Y, Add, } Z_{in}$$

$$MDR_{out} = T_3 + T_6.ADD + \dots$$

$$\text{Select Y} = T_6.ADD + T_4.(JMP + JN + \dots) + \dots$$

$$\text{Add} = T_1 + T_6.ADD + T_4.(JMP + JN + \dots) + \dots$$

$$Z_{in} = T_1 + T_6.ADD + T_4.JMP + \dots$$



10

### **Advantages and Disadvantages**

- The hardwired control unit operate in high speed
- Useful when the instructions in the set are limited and simple
- It has less flexibility
- It is used in RISC processors

11

11

### **Microprogrammed Control Unit**

12

## Microprogrammed Control Unit

- Control signals are generated by a program
- The control signals are stored as **control word (CW)** in a **control memory (control store)**
- Control sequence for execution of **ADD R1, [R2]**:

T1 **PC<sub>out</sub>** , **MAR<sub>in</sub>** , **Read**, **Select 4**, **Add**, **Z<sub>in</sub>**  
 T2 **Z<sub>out</sub>** , **PC<sub>in</sub>** , **Y<sub>in</sub>** , **MDR<sub>inE</sub>** , **WMFC**  
 T3 **MDR<sub>out</sub>** , **IR<sub>in</sub>**

T4 **R2<sub>out</sub>** , **MAR<sub>in</sub>** , **Read**  
 T5 **R1<sub>out</sub>** , **Y<sub>in</sub>** , **MDR<sub>inE</sub>** , **WMFC**  
 T6 **MDR<sub>out</sub>** , **Select Y**, **Add**, **Z<sub>in</sub>**  
 T7 **Z<sub>out</sub>** , **R1<sub>in</sub>** , **End**

13

13

## Control Word and Control Memory

- Control word** is a word whose individual bits represents the various control signals

T1 **PC<sub>out</sub>** , **MAR<sub>in</sub>** , **Read**, **Select 4**, **Add**, **Z<sub>in</sub>**  
 T2 **Z<sub>out</sub>** , **PC<sub>in</sub>** , **Y<sub>in</sub>** , **MDR<sub>inE</sub>** , **WMFC**  
 T3 **MDR<sub>out</sub>** , **IR<sub>in</sub>**

PC <sub>in</sub>	PC <sub>out</sub>	MAR <sub>in</sub>	Read	MDR <sub>out</sub>	IR <sub>in</sub>	Y <sub>in</sub>	Select 4	Select Y	Add	Z <sub>in</sub>	Z <sub>out</sub>	R1 <sub>in</sub>	R1 <sub>out</sub>	R2 <sub>out</sub>	WMFC	End	...
0	1	1	1	0	0	0	1	0	1	1	0	0	0	0	0	0	...
1	0	0	0	0	0	1	0	0	0	0	1	0	0	0	1	0	...
0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	...


- Each control word is called as **microinstruction**
- All the sequence of control words corresponding to a machine instruction is called **microroutine**
- All the microinstructions are stored in **control memory in a specific location**

14

14

## Microprogrammed Control Unit Organization


- $m$  = number of control signals
- $k$  = branch address bits
- Length of a microinstruction =  $1+m+k$
- Size of control memory =  $2^k$



15

15

## Microprogrammed Control Unit Organization



16


16



## Generation of Control Signals for ADD R1, [R2]

T1  $PC_{out}$ ,  $MAR_{in}$ , Read, Select 4, Add,  $Z_{in}$   
 T2  $Z_{out}$ ,  $PC_{in}$ ,  $Y_{in}$ ,  $MDR_{inE}$ , WMFC  
 T3  $MDR_{out}$ ,  $IR_{in}$

T4  $R2_{out}$ ,  $MAR_{in}$ , Read  
 T5  $R1_{out}$ ,  $Y_{in}$ ,  $MDR_{inE}$ , WMFC  
 T6  $MDR_{out}$ , Select Y, Add,  $Z_{in}$   
 T7  $Z_{out}$ ,  $R1_{in}$ , End



	M	PC <sub>in</sub>	PC <sub>out</sub>	MAR <sub>in</sub>	Read	MDR <sub>out</sub>	IR <sub>in</sub>	Y <sub>in</sub>	Select 4	Select Y	Add	Z <sub>in</sub>	Z <sub>out</sub>	R1 <sub>in</sub>	R1 <sub>out</sub>	R2 <sub>out</sub>	WMFC	End	Branch Address
0000	1	0	1	1	1	0	0	0	1	0	1	1	0	0	0	0	0	0	••• 0001
0001	1	1	0	0	0	0	0	1	0	0	0	0	1	0	0	0	1	0	••• 0002
0002	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	••• xxxx
⋮																			
L1	1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	1	0	0	••• L1+1
L1+1	1	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	1	0	••• L1+2
L1+2	1	0	0	0	0	1	0	0	0	1	1	1	0	0	0	0	0	0	••• L1+3
L1+3	1	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1	••• 0000


17

17

## Generation of Control Signals for ADD R1, [R2]

T1  $PC_{out}$ ,  $MAR_{in}$ , Read, Select 4, Add,  $Z_{in}$   
 T2  $Z_{out}$ ,  $PC_{in}$ ,  $Y_{in}$ ,  $MDR_{inE}$ , WMFC  
 T3  $MDR_{out}$ ,  $IR_{in}$

T4  $R2_{out}$ ,  $MAR_{in}$ , Read  
 T5  $R1_{out}$ ,  $Y_{in}$ ,  $MDR_{inE}$ , WMFC  
 T6  $MDR_{out}$ , Select Y, Add,  $Z_{in}$   
 T7  $Z_{out}$ ,  $R1_{in}$ , End



	M	PC <sub>in</sub>	PC <sub>out</sub>	MAR <sub>in</sub>	Read	MDR <sub>out</sub>	IR <sub>in</sub>	Y <sub>in</sub>	Select 4	Select Y	Add	Z <sub>in</sub>	Z <sub>out</sub>	R1 <sub>in</sub>	R1 <sub>out</sub>	R2 <sub>out</sub>	WMFC	End	Branch Address
0000	1	0	1	1	1	0	0	0	1	0	1	1	0	0	0	0	0	0	••• 0001
0001	1	1	0	0	0	0	0	1	0	0	0	0	1	0	0	0	1	0	••• 0002
0002	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	••• xxxx
⋮																			
L1	1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	1	0	0	••• L1+1
L1+1	1	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	1	0	••• L1+2
L1+2	1	0	0	0	0	1	0	0	0	1	1	1	0	0	0	0	0	0	••• L1+3
L1+3	1	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1	••• 0000


18

18

## Generation of Control Signals for ADD R1, [R2]

T1  $PC_{out}$ ,  $MAR_{in}$ , Read, Select 4, Add,  $Z_{in}$   
 T2  $Z_{out}$ ,  $PC_{in}$ ,  $Y_{in}$ ,  $MDR_{inE}$ , WMFC  
 T3  $MDR_{out}$ ,  $IR_{in}$

T4  $R2_{out}$ ,  $MAR_{in}$ , Read  
 T5  $R1_{out}$ ,  $Y_{in}$ ,  $MDR_{inE}$ , WMFC  
 T6  $MDR_{out}$ , Select Y, Add,  $Z_{in}$   
 T7  $Z_{out}$ ,  $R1_{in}$ , End



	M	PC <sub>in</sub>	PC <sub>out</sub>	MAR <sub>in</sub>	Read	MDR <sub>out</sub>	IR <sub>in</sub>	Y <sub>in</sub>	Select 4	Select Y	Add	Z <sub>in</sub>	Z <sub>out</sub>	R1 <sub>in</sub>	R1 <sub>out</sub>	R2 <sub>out</sub>	WMFC	End	Branch Address
0000	1	0	1	1	1	0	0	0	1	0	1	1	0	0	0	0	0	0	••• 0001
0001	1	1	0	0	0	0	0	1	0	0	0	0	1	0	0	0	1	0	••• 0002
0002	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	••• xxxx
⋮																			
L1	1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	1	0	0	••• L1+1
L1+1	1	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	1	0	••• L1+2
L1+2	1	0	0	0	0	1	0	0	0	1	1	1	0	0	0	0	0	0	••• L1+3
L1+3	1	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1	••• 0000


19

19

## Generation of Control Signals for ADD R1, [R2]

T1  $PC_{out}$ ,  $MAR_{in}$ , Read, Select 4, Add,  $Z_{in}$   
 T2  $Z_{out}$ ,  $PC_{in}$ ,  $Y_{in}$ ,  $MDR_{inE}$ , WMFC  
 T3  $MDR_{out}$ ,  $IR_{in}$

T4  $R2_{out}$ ,  $MAR_{in}$ , Read  
 T5  $R1_{out}$ ,  $Y_{in}$ ,  $MDR_{inE}$ , WMFC  
 T6  $MDR_{out}$ , Select Y, Add,  $Z_{in}$   
 T7  $Z_{out}$ ,  $R1_{in}$ , End



	M	PC <sub>in</sub>	PC <sub>out</sub>	MAR <sub>in</sub>	Read	MDR <sub>out</sub>	IR <sub>in</sub>	Y <sub>in</sub>	Select 4	Select Y	Add	Z <sub>in</sub>	Z <sub>out</sub>	R1 <sub>in</sub>	R1 <sub>out</sub>	R2 <sub>out</sub>	WMFC	End	Branch Address
0000	1	0	1	1	1	0	0	0	1	0	1	1	0	0	0	0	0	0	••• 0001
0001	1	1	0	0	0	0	0	1	0	0	0	0	1	0	0	0	1	0	••• 0002
0002	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	••• xxxx
⋮																			
L1	1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	1	0	0	••• L1+1
L1+1	1	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	1	0	••• L1+2
L1+2	1	0	0	0	0	1	0	0	0	1	1	1	0	0	0	0	0	0	••• L1+3
L1+3	1	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1	••• 0000


20

20

## Generation of Control Signals for ADD R1, [R2]

T1  $PC_{out}$ ,  $MAR_{in}$ , Read, Select 4, Add,  $Z_{in}$   
 T2  $Z_{out}$ ,  $PC_{in}$ ,  $Y_{in}$ ,  $MDR_{inE}$ , WMFC  
 T3  $MDR_{out}$ ,  $IR_{in}$

T4  $R2_{out}$ ,  $MAR_{in}$ , Read  
 T5  $R1_{out}$ ,  $Y_{in}$ ,  $MDR_{inE}$ , WMFC  
 T6  $MDR_{out}$ , Select Y, Add,  $Z_{in}$   
 T7  $Z_{out}$ ,  $R1_{in}$ , End



	M	PC <sub>in</sub>	PC <sub>out</sub>	MAR <sub>in</sub>	Read	MDR <sub>out</sub>	IR <sub>in</sub>	Y <sub>in</sub>	Select 4	Select Y	Add	Z <sub>in</sub>	Z <sub>out</sub>	R1 <sub>in</sub>	R1 <sub>out</sub>	R2 <sub>out</sub>	WMFC	End	Branch Address
0000	1	0	1	1	1	0	0	0	1	0	1	1	0	0	0	0	0	0	••• 0001
0001	1	1	0	0	0	0	0	1	0	0	0	0	1	0	0	0	1	0	••• 0002
0002	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	••• xxxx
⋮																			
L1	1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	1	0	0	••• L1+1
L1+1	1	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	1	0	••• L1+2
L1+2	1	0	0	0	0	1	0	0	0	1	1	1	0	0	0	0	0	0	••• L1+3
L1+3	1	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1	••• 0000


21

21

## Generation of Control Signals for ADD R1, [R2]

T1  $PC_{out}$ ,  $MAR_{in}$ , Read, Select 4, Add,  $Z_{in}$   
 T2  $Z_{out}$ ,  $PC_{in}$ ,  $Y_{in}$ ,  $MDR_{inE}$ , WMFC  
 T3  $MDR_{out}$ ,  $IR_{in}$

T4  $R2_{out}$ ,  $MAR_{in}$ , Read  
 T5  $R1_{out}$ ,  $Y_{in}$ ,  $MDR_{inE}$ , WMFC  
 T6  $MDR_{out}$ , Select Y, Add,  $Z_{in}$   
 T7  $Z_{out}$ ,  $R1_{in}$ , End



	M	PC <sub>in</sub>	PC <sub>out</sub>	MAR <sub>in</sub>	Read	MDR <sub>out</sub>	IR <sub>in</sub>	Y <sub>in</sub>	Select 4	Select Y	Add	Z <sub>in</sub>	Z <sub>out</sub>	R1 <sub>in</sub>	R1 <sub>out</sub>	R2 <sub>out</sub>	WMFC	End	Branch Address
0000	1	0	1	1	1	0	0	0	1	0	1	1	0	0	0	0	0	0	••• 0001
0001	1	1	0	0	0	0	0	1	0	0	0	0	1	0	0	0	1	0	••• 0002
0002	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	••• xxxx
⋮																			
L1	1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	1	0	0	••• L1+1
L1+1	1	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	1	0	••• L1+2
L1+2	1	0	0	0	0	1	0	0	0	1	1	1	0	0	0	0	0	0	••• L1+3
L1+3	1	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1	••• 0000


22

22

## Generation of Control Signals for ADD R1, [R2]

T1  $PC_{out}$ ,  $MAR_{in}$ , Read, Select 4, Add,  $Z_{in}$   
 T2  $Z_{out}$ ,  $PC_{in}$ ,  $Y_{in}$ ,  $MDR_{inE}$ , WMFC  
 T3  $MDR_{out}$ ,  $IR_{in}$

T4  $R2_{out}$ ,  $MAR_{in}$ , Read  
 T5  $R1_{out}$ ,  $Y_{in}$ ,  $MDR_{inE}$ , WMFC  
 T6  $MDR_{out}$ , Select Y, Add,  $Z_{in}$   
 T7  $Z_{out}$ ,  $R1_{in}$ , End



	M	PC <sub>in</sub>	PC <sub>out</sub>	MAR <sub>in</sub>	Read	MDR <sub>out</sub>	IR <sub>in</sub>	Y <sub>in</sub>	Select 4	Select Y	Add	Z <sub>in</sub>	Z <sub>out</sub>	R1 <sub>in</sub>	R1 <sub>out</sub>	R2 <sub>out</sub>	WMFC	End	Branch Address
0000	1	0	1	1	1	0	0	0	1	0	1	1	0	0	0	0	0	0	••• 0001
0001	1	1	0	0	0	0	0	1	0	0	0	0	1	0	0	0	1	0	••• 0002
0002	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	••• xxxx
⋮																			
L1	1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	1	0	0	••• L1+1
L1+1	1	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	1	0	••• L1+2
L1+2	1	0	0	0	0	1	0	0	0	1	1	1	0	0	0	0	0	0	••• L1+3
L1+3	1	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1	••• 0000

23

23

## Advantages and Disadvantages

- The Microprogrammed control unit is more compact and flexible
- Useful when the instructions in the set are complex and varying in length
- It is slow
- It is used in CISC processors

24

24