

Motivation: 2-Dimensional Address Duoding

- 1-Diminsional Address Decoding b 2 x n: 2, n-bit words
k to 2 : Dicoder
2 AND Gates Each: k inputs 16×4: 4 10 16 512×8: 9 to 29 (512) 1M×4: 20 to 200.
Decoder complexity Reduced?

2 - Dimensional address decoding

Ex: 16x1 bit memory. Word: 1 bit





k 10

Reduce the complexity of decoding