Computer Organization and ArchitectureInternal Organization of Memory Chips

Veena Thenkanidiyoor National Institute of Technology Goa



1

Recap

- · Introduction to memory unit
 - Important memory operations
 - Hierarchical organization
- Semiconductor memory cells
 - SRAM
 - DRAM

Internal Organization of Memory


- The memory is organised such that a group of *n*-bits can be stored or retrieved in a single basic operation
- Each group of n-bits is referred as one memory word
- Accessing the memory to store or retrieve information require address for each location
- Possible number of address locations are decided by the number of address lines in the processor
- For *k*-address lines, there will be 2^{*k*} locations, each of *n*-bit memory word
- 2^k addresses constitute address space of computer
- Example: Let k=10 and n=32
 - Number of locations: 210
 - Size of the memory: $2^{10} \times 2^{5} \text{ bits } = 2^{15} \text{ bits}$ = 2¹² Bytes

= 4 KB


3

Internal Organization of SRAM Chip

· SRAM cell (block diagram):



- Memory cells are usually organised in the form of an array
- At each memory location, n SRAM cells are placed next to each other to form *n*-bit memory word
- · Example: 4-bit memory word








Illustration: 16 x 4 bit Memory Chip 1-dimensional address decoding: - Example: Design of 64b memory chip - Number of address line be Address decoder configuration : 4-to-2⁴ 4 oddress data. w0 R/W 4-to-2⁴ (4-to-16) address 24 x 4 $^{\text{4-bit}}_{\text{address}} \ a_{3\text{-}0}$ (16 x 4) Memory Cell Array CS w15 PS S/W circuit 4-bit data b₃₋₀



Internal Organization of $2^k \times n$ SRAM Chip $\overline{b_{n-1}}$ w0 w1 k to 2^k address decoder $w(2^{k}-1)$ S/W S/W S/W circuit circuit circuit b_1 b_{n-1} b_0 $\mathbf{R}/\overline{\mathbf{W}}$ 1-dimensional address decoding

This design is not actually used for RAM of any size



Limitation of 1-dimensional address decoding

1
1
1
2 to 4 dicodor
H- And gali S.
2-input AND

Limitation of 1-dimensional address decoding

$$\rightarrow$$
 512×8 bit Mimory \rightarrow 9 to 29 address decodor

Motivation for 2-dimensional address decoding

Reference

 Carl Hamacher, Zvonko Vranesic and Safwat Zaky, "Computer Organization", 5th Edition, Tata McGraw Hill, 2002

13

13

Thank You

14