


Cs251 - Systems Programming

- Assemblers
- Loaders
- Linkers
- Microprocessor
- Utility Programs



System Program \longleftrightarrow Application Program

ASSEMBLER

\downarrow
0110 011100 001100.
 ADD
 001100

Lesser dependence on H/w aspects

SP \rightarrow Machine Architecture-Dependence.

Suitable Architecture.

Hypothetical Machines.

RISC.

CISC.

SIC: Simplified Instructional Computer

SIC/XE

Extra Equipment.

- Memory
- Registers
- Data formats
- Addressing modes
- Instruction set
- I/O

Hexadecimal representation

- base-16 system.
- Positional numeral system.

Hex	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Deci	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

- Human-friendly representation → Binary coded decimal.

0000 0000
0 0

1111 1111
F F


4-bits
↳ nibble.
↓
1 hexadecimal digit.

15
↙ ↘
0001 0101

SIC

— Memory

- 8-bit bytes
- Word \rightarrow 3-consecutive bytes.
 - 24-bit
- Byte addressable.



- Address of a word.
 - \hookrightarrow lowest numbered byte.

- Total of 32768 bytes

$$\Downarrow$$
$$2^{15}$$

—————

\nearrow [15-bit address]

$$2^9 \rightarrow 512$$

$$2^{10} \rightarrow 1024$$

— Registers

- 24-bit length
- 5 registers.

$$\frac{\text{LDA} \quad (\text{TEN.})}{A \leftarrow (\text{TEN.})}$$

Mnemonic.

A

X

Number.

0

1

Accumulator.

Arithmetic operations

Index register.

- Sequence of memory.

$i = 0$

$i++;$

Array[i]

↓ + [X]


X → increment

L

2

Linkage register.

Jump to subroutine
(JSUB) → return.



PC

8.

Program Counter

SW

9.

Status word.

CC

CMP P, Q. ✓

JLT

LT	EQ	GT	Z	N	
0	1	0	0	0	...

- Data formats

① - Integers

- 24-bits

- 2's complement

② - ASCII codes

- 8-bit.

- Instruction formats

- 24-bit length.



- Addressing modes

- 2 addressing modes

→ X-flag

- Direct



$x=0$

$TA = Address$

- Indexed

$x=1$

$TA = Address + (X)$



$EA = 1000 + (X)$

STCH BUFFER, X