

Computer Organization and Architecture

Internal Organization of Memory Chips 2-d Address Decoding

Veena Thenkanidiyoor
**National Institute of Technology
Goa**



1

1

Recap


- Internal organization of memory chips
- 1-d Address decoding
- Motivation for 2-d address decoding

2

2

2-dimensional Address Decoding


- k -address line is divided into $k/2$ row address and $k/2$ column address
- Now, memory chip is considered as $2^{k/2} \times 2^{k/2}$ memory cell array
- **Example:** Design of 16 x 4 bit memory chip
 - Number of address lines: 4
 - Number of row address lines: 2
 - Number of column address line: 2



3

2-dimensional Address Decoding


- k -address line is divided into $k/2$ row address and $k/2$ column address
- Now, memory chip is considered as $2^{k/2} \times 2^{k/2}$ memory cell array
- **Example:** Design of 16 x 4 bit memory chip
 - Number of address lines: 4
 - Number of row address lines: 2
 - Number of column address line: 2



4

2-dimensional Address Decoding

• Organization of $2^k \times n$ SRAM Chip




5

2-dimensional Address Decoding

• Organization of $2^k \times n$ SRAM Chip


- The number of cell array depends on the width of the memory chip (word length) expected



6

Illustration: Design of 1MB SRAM Chip


- Capacity of memory: 1 MB
- Word length: 8 bits
- Memory organization: 1M x 8



7


Illustration: Design of 1MB SRAM Chip

- Capacity of memory: 1 MB ($2^{20} \text{ B} = 2^{23} \text{ b}$)
- Word length: 8 bits
- Number of row address: 11
- Number of column address: $12-3 = 9$



8

Byte Addressable Memory



9


9

Static RAM Module


- **Byte Addressable Memory**
- Illustration:
 - Task: Design SRAM with capacity 8MB (2^{23} B)
 - Requirements:
 - Memory organization depends on the word size and word size decides the width of the data bus
 - Let word size be 32 bit (4 B)
 - Now, memory organization: $2M \times 32$ bit
 - Memory should be byte addressable
 - Let the organization of cell array to incorporate byte addressability be $1M \times 8$ bit
 - Organization include:
 - 2 rows of chips, each of size $1M \times 8$ bit
 - Each row contain 4 chips
 - Number of address lines: 23 (2^{23} B)

10


10




11




12




13




14




15



16



17



18

Static RAM Module

- **4MB SRAM Module**



19

19

Static RAM Module

- N : Capacity of SRAM
- n bits: Width of SRAM
- M : Capacity of one SRAM chip
- m bits: Width of SRAM chip
- Number of rows of memory chips: N/M
- Number of chips in a row: n/m
- According to the number of rows of memory chips and number of chips in a row, **Chip Select (CS)** logic is designed
- **Higher order bits** in address select a row of memory chips
- **Lower order bits** in address select a byte in a word
- **Size** line in CS logic indicates how many bytes in a word need to be selected

20

20

Reference

- Carl Hamacher, Zvonko Vranesic and Safwat Zaky, "**Computer Organization**", 5th Edition, Tata McGraw Hill, 2002

21

21

Thank You

22

22