


22/09/22

- Interface 4 no. of 4 k memory chips, out of which 2 are ROM chips.

You can use 74LS138 decoder.



$$\text{No. of address lines} = \frac{\log(4k)}{\log 2} = 12$$

Let's assume starting address of first ROM chip is 0000 H.



		chip select lines				Address select lines											
		A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
1 st ROM	0000 H	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0FFF H	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
2 nd ROM	1000 H	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	1FFF H	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1
1 st RAM	2000 H	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	2FFF H	0	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1
2 nd RAM	3000 H	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	3FFF H	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1


$$A_{13}=0, A_{12}=0$$

$$A_{13}=0, A_{12}=1$$


$$A_{13}=1, A_{12}=0$$

$$A_{13}=1, A_{12}=1$$






Instead of Digital logic for Control signal, We can use 74LS138 (3x8) Decoder.



chip select logic



28/9/22

1) Interface the following memory with 8085.

a) 8Kx8-bit RAM

2) 4Kx8-bit ROM.

Steps:

1) find ASL for each chip
(Address select lines)

2) Design chip select logic

3) Write circuit diagram

ROM
4K \rightarrow 12 Address lines
select



RAM
8K \rightarrow 13 Address lines
select

	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
ROM N=12	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000H
	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	0FFFH
	CSL				Address select lines												
RAM N=13	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	2000H
	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	3FFFH
	CSL				ASL												


We can use any combination of CSL among all 8 possibilities except 000

A₁₂ \rightarrow Part of CSL in ROM is a part of ASL in RAM

it clashes with ROM



chip select logic using gates




Individual Decoders for ROM & RAM.

chip select logic using Decoder

→ insert another 4K ROM in between them

- 2,4K ROM
- 1,8K RAM


	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		
ROM 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000 H	0 ₀ of first
	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	0FFF H	
ROM 2	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	01000 H	0 ₀ of first
	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1FFF H	
RAM	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	2000 H	0 ₀ of second
	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	3FFF H	




6/10/22

Question: Design an interface for.

- 8K RAM using 8Kx4-bit memory chips 0000H.
- provide a space to interface additional 8K memory
- 16K memory using 8Kx8bit chips and ending address is FFFF H.




Memory Map




No. of address lines = $\frac{\log(8K)}{\log 2} = 13$

	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
8K RAM	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000H
	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1FFFH
8K space	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	2000H
	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	3FFFH
16K Memory	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	4000H
	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	5FFFH
	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	6000H
	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	7FFFH


chip select logic





10/10/22

Digital state Machine




Upon the application of clock pulse, it is moving from one state to other state means


In synchronous with clock pulse.

- Microprocessor is called as state machine
- Body also (breathe in and breathe out)

Consider the instruction `MVI A, #80H`.



Time taken by the processor to execute the a instruction completely is called instruction cycle.



fetch -
even it is
also ROM
but how it
differs from
ROM we will
see later


- While completing the instruction
bus level activities happen.
↓
which is called as machine cycle.

- Decoder decodes and
timing & control unit
generates signals so that
data path is created.
What is data path & how
it is created?

- There can be one/more bus level activities, i.e. one/more
machine cycles.

Every time when bus level activity happens, it is called one machine
cycle.

- These machine cycles are further decimated



decimated
further

further decimated &
decimated to
minute things

Let's focus on Opcode fetch cycle

opcode
fetch cycle
fetch + Decode

1. Content of program counter is placed on address bus

$AB \leftarrow PC$ — T_1
 $PC \leftarrow PC + 1$

2. $O \leftarrow \overline{RD}$ } — T_2 $O \leftarrow \overline{MEMR}$
 $O \leftarrow IO/\overline{M}$

- control signals
create/generate
appropriate
data path.

3. $DB \leftarrow [M]$ — T_3

4. $IR \leftarrow DB$

5. Decoding & Data path is created — T_4

(Decoding & generate timing and control signals)

RTL

(Register Transfer level Activities. \Rightarrow

These minute things happen in
synchronous with clock pulse.

- Thus everything happens in T states
- Each T state is in synchronous with clock pulse

\therefore As counter moves from one state to other state, processor also moves from one state to other state in synchronous with clock pulse.

Thus, processor is also called Digital state Machine.

(- from start to end process move towards to execution)

Memory read

T1. $AB \leftarrow PC$
 $PC \leftarrow PC + 1$

T2. $D \leftarrow \overline{MEMR}$

T3: $DB \leftarrow [M]$
 $A \leftarrow DB$ — by the end of T3

Thus,

- Opcode fetch is 4 T states
- Memory level is of 3 T states Read

if memory read/write is 2 T states.

- then it implies memory is twice slower than processor

- if frequency same for clock pulse & memory then it takes only 1 state

Instruction cycle } decimated

Machine cycle } decimated

RTL

- 2 T states \Rightarrow twice slower

- 4 T states \Rightarrow 4 time slower.

Q. if frequency of clock pulse = 3 MHz, then calculate time taken to execute $MVI A, \#80H$

1) OF: 4T

2) MR: 3T

7T

1 T state = 1 clock pulse

if frequency = 3 MHz

$$Time = \frac{1}{3 \times 10^6} = 0$$

$$\therefore 7T = 7 \times \frac{1}{3} \times 10^{-6} = 2.3 \times 10^{-6} s = 2.3 \mu s.$$

- This all is one way of representing the instruction .
 - There is other way - pictorial represented (studied further)

MOV B, A | 1 Byte | 1 M/c | 4 T | $4 \times \frac{1}{3} = 1.33 \mu s$

MVJ B, 80 | 2 Byte | 2 M/c | 7 T | $7 \times \frac{1}{3} = 2.33 \mu s$

LXI H, 4080 | 3 Byte | 3 M/c | 10 T | $10 \times \frac{1}{3} = 3.33 \mu s$
 74343

MOV M, A | 1 Byte | 2 M/c | 7 T | $2.33 \mu s$.
 743

1) M/c of cycle

T1: $AB \leftarrow PC$
 $PC \leftarrow PC + 1$

T2: $0 \leftarrow \overline{MEMR}$

T3: $DB \leftarrow [M]_{AB}$
 $IR \leftarrow DB$

T4: Decode & execute

2) M/c M/w cycle

T5: $AB \leftarrow HL$

T6: $0 \leftarrow \overline{MEMW}$

T7: $DB \leftarrow A$
 $[M]_{HL} \leftarrow DB$

11/10/22

Pictorial Representation

Timing Diagram

Other than $\overline{IO/\overline{M}}$, \overline{RW} , \overline{WR} there are another two state^{us} signals S_1 & S_0 .

	\overline{MEMW}	\overline{MEMR}	S_1	S_0
opcode fetch	1	0	1	1
MEMW	0	1	0	1
MEMR	1	0	1	0
HLT	1	0	0	0


it is like
opcode fetch.
only

① MOV A, B $A \leftarrow B$

1 Byte | 1 M/c | 4T

Timing diagram of this instruction is the

Pictorial representation of all instruction cycle, machine cycles and Register Transfer level activities (T state).



Pictorial Representation
of the Register Transfer Level
Activities of Processor.

at the end of T3 state, instruction
is copied to instruction register

② MVI A, 47H.

Extend the previous timing diagram.

8001H	47H
8000H	MVI A

