



National Institute of Technology Goa

Programme Name: **B.Tech**

Online End Semester Examinations, May-2021

Course Name: Systems Programming

Date: 13/05/2021

Course Code: CS251

Time: 9:30 AM-12:30 PM

Duration: **3 Hours** Max. Marks: **100**

ANSWER ALL QUESTIONS

NOTE: Opcodes for a selected set of instructions are given at the end of this paper. Same codes must be used.

1.

- a. Explain the various instruction formats supported in SIC/XE giving 2 examples for each.
- b. Write short notes on one-pass assembler and a multi-pass assembler.

[6+4=10 marks]

2.

- a. What are the data structures used in a linking loader? Explain.
- b. Compare and contrast a linking loader and a linkage editor.
- c. Write a short note on dynamic linking.

[3+4+3=10 marks]

3.

- a. What is the limitation of a standard 2-pass macro processor when a macro is defined within another macro? How is it addressed?
- b. Briefly explain the important data structures used by a macro processor

[4+6=10 marks]

4. Consider a macro defined as follows:

```
RDBUFF
              MACRO &INDEV, &BUFADR, &RECLTH, &EOR, &MAXLTH
&EORCT
              SET
                     %NITEMS (&EOR)
              CLEAR X
              CLEAR A
                     (&MAXLTH EO '')
              TF
              +LDT
                     #4096
              ELSE
              +LDT
                     #&MAXLTH
              ENDIF
                     =X`&INDEV
STOOP
              TD
              JEQ
                     $LOOP
              RD
                     =X`&INDEV`
&CTR
              SET
                     (&CTR LE &EORCT)
              WHILE
                     =X`0000&EOR[&CTR]`
              COMP
                     $EXIT
              JEO
&CTR
                     &CTR+1
              SET
              ENDW
              STCH
                     &BUFADR, X
              TIXR
                     $LOOP
              JLT
                     &RECLTH
$EXIT
              STX
              MEND
```

Expand the following macro invocation statements for the macro definition given above

```
a. RDBUFF F1, BUF, LENGTH, ,
```

b. RDBUFFF2, BUFFER, LEN, (00, 05, 03, 04)

[5+5=10 marks]

5. Consider the following assembly language program written for SIC/XE.

ARRMP ALPHA AEND MAXLEN	START EXTDEF EXTREF +JSUB +JSUB +JSUB RSUB RSUB RESW EQU EQU	0 ALPHA, MAXLEN SUMARR, FMAXA SUMARR FMAXA FMINA MKZERA 100 * AEND-ALPHA
SUMARR	CSECT EXTREF CLEAR CLEAR LDS +LDT LDA STA	ALPHA, MAXLEN X A THREE MAXLEN #0 SUM
ADDLP	+ADD ADDR COMPR JLT STA RSUB	ALPHA, X S, X X, T ADDLP SUM
THREE SUM	WORD RESW	3 1
FMAXA	CSECT EXTREF CLEAR CLEAR LDS STX +LDT	ALPHA, MAXLEN X A THREE MAXVAL MAXLEN
MAXLP	+LDA COMP JLT STA	ALPHA,X MAXVAL INCR MAXVAL
INCR	ADDR COMPR JLT RSUB	S,X X,T MAXLP
THREE MAXVAL	WORD RESW	3 1

Transfer/copy the program from the question paper onto your answer script. Against each line of the assembly language program so copied, write the corresponding location address and object code. Write the object programs that are generated at the end of the assembly process.

[20 marks]

6. Consider the three (separately assembled) programs (PROGA, PROGB and PROGC) given below. Each of the programs consists of a single control section. Each program contains a list of items (LISTA, LISTB and LISTC) and the ends of these lists are marked by the labels ENDA, ENDB and ENDC. Each program consists of same set of references to these symbols. Note that all portions of the programs which are not involved in relocation and linking are omitted.

```
0000 PROGA START 0
          EXTDEF LISTA, ENDA
          EXTREF LISTB, ENDB, LISTC, ENDC
0010 REF1 +LDA LISTB-LISTA
0014 REF2 +LDT LISTB+7
0018 REF3 LDX #ENDA-LISTA
001B REF4 LDS LISTA
0030 LISTA EQU *
0047 ENDA EOU
0047 REF5 WORD LISTC
004A REF6 WORD LISTB-3
004D REF7 WORD LISTA+LISTB
0050 REF8 WORD ENDC-LISTC-100
0053 REF9 WORD LISTA-LISTB-ENDA+ENDB
     END
0000 PROGB START 0
         EXTDEF LISTB, ENDB
          EXTREF LISTA, ENDA, LISTC, ENDC
0023 REF1 +LDA LISTB-LISTA
0027 REF2 LDT LISTB+7
002A REF3 +LDX #ENDA-LISTA
002E REF4 +LDS LISTA
0038 LISTB EOU *
0044 ENDB EOU
0044 REF5 WORD LISTC
0047 REF6 WORD LISTB-3
004A REF7 WORD LISTA+LISTB
004D REF8 WORD ENDC-LISTC-100
0050 REF9 WORD LISTA-LISTB-ENDA+ENDB
     END
```

- a. Transfer/copy the programs from the question paper onto your answer script. Against each line of the assembly language program so copied, write the corresponding object code.
- b. Write the object programs that are generated at the end of the assembly process.
- c. Assume PROGA to be loaded starting from 3000 and PROGC and PROGB are to immediately follow PROGA. Show how the three programs appear in memory after loading and linking.

[15+10+15=40 marks]

SIC/XE Instruction Set

Op codes in blue are SIC/XE only instructions Op codes in red are not implemented by the simulator

Notes: P=privileged, C=CC set (<,=,>), F=floating point See Appendix A of *System Software* by Beck for information on instruction formats and addressing modes.

Mnemonic	Format	Opcode	Effect	Notes
ADD m	3/4	18	$A \leftarrow (A) + (mm+2)$	
ADDF m	3/4	58	F ← (F) + (mm+5)	F
ADDR r1,r2 AND m	2 2/4	<mark>90</mark> 40	$r2 \leftarrow (r2) + (r1)$	
CLEAR r1	3/4 2	4	$A \leftarrow (A) \& (mm+2)$ $r1 \leftarrow \emptyset$	
COMP m	3/4	28	A: (mm+2)	С
COMPF m	3/4	88	F: (mm+5)	CF
COMPR r1,r2	2	A0	(r1): (r2)	C
DIV m	3/4	24	A : (A) / (mm+2)	
DIVF m	3/4	64	F : (F) / (mm+5)	F
DIVR r1,r2	2	9C	$(r2) \leftarrow (r2) / (r1)$	
FIX	1	C4	A ← (F) [convert to integer]	-
FLOAT HIO	1 1	C0 F4	F ← (A) [convert to floating] Halt I/O channel number (A)	F P
J m	3/4	3C	PC ← m	-
JEQ m	3/4	30	PC ← m if CC set to =	
JGT m	3/4	34	PC ← m if CC set to >	
JLT m	3/4	38	PC ← m if CC set to <	
JSUB m	3/4	48	L ← (PC); PC ← m<	
LDA m	3/4	00	$A \leftarrow (mm+2)$	
LDB m	3/4	68	$B \leftarrow (mm+2)$	
LDCH m	3/4	50	A [rightmost byte] ← (m)	_
LDF m LDL m	3/4	70 00	F ← (mm+5)	F
LDS m	3/4 3/4	08 6 C	L ← (mm+2) S ← (mm+2)	
LDT m	3/4	74	T ← (mm+2)	
LDX m	3/4	0 4	X ← (mm+2)	
LPS m	3/4	DØ	Load processor status from	Р
			information beginning at	
			address m (see Section 6.2.1)	
			6.2.1)	
MUL m	3/4	20	$A \leftarrow (A) * (mm+2)$	
MULF m MULR r1,r2	3/4 2	60 98	$F \leftarrow (F) * (mm+5)$ $r2 \leftarrow (r2) * (r1)$	
NORM	1	C8	$F \leftarrow (F) [normalized]$	F
OR m	3/4	44	$A \leftarrow (A) \mid (m \cdot m + 2)$	•
RD m	3/4	D8	A [rightmost byte] ← data	Р
			from device specified by (m)	
RMO r1,r2	2	AC	r2 ← (r1)	
RSUB	3/4	4C	PC ← (L)	
SHIFTL r1,n	2	A4	r1 ← (r1); left circular	
			<pre>shift n bits. [for assembled instruction, r2 is n-1]</pre>	
SHIFTR r1,n	2	A8	r1 ← (r1); right shift n bits	
31111 111 11511		AU	with vacated bit positions	
			set equal to leftmost	
			bit of (r1) [for assembled	
			instruction, r2 is n-1]	
SIO	1	F0	Start I/O channel number (A);	Р
			address of channel program	
CCV	2/4	5 6	is given by (S)	_
SSK m	3/4	EC	Protection key for address m	Р
STA m	3/4	0C	← (A) (see Section 6.2.4) mm+2 ← (A)	
STB m	3/4	78	mm+2 ← (A)	
STCH m	3/4	54	m ← (A) [rightmost byte]	
STF m	3/4	80	mm+5 ← (F)	F
STI m	3/4	D4	Interval timer value ←	Р
			(mm+2) (see Section 6.2.1)	

```
STL m
                    3/4
                              14
                                      m..m+2 \leftarrow (L)
                    3/4
                              7C
                                      m..m+2 \leftarrow (S)
STS m
STSW m
                    3/4
                              E8
                                      m..m+2 \leftarrow (SW)
                                                                                    Р
STT m
                    3/4
                              84
                                      m..m+2 \leftarrow (T)
STX m
                    3/4
                              10
                                      m..m+2 \leftarrow (X)
                                      A \leftarrow (A) - (m..m+2)

F \leftarrow (F) - (m..m+5)

r2 \leftarrow (r2) - (r1)
                              1C
SUB m
                    3/4
                              5C
                                                                                       F
\mathsf{SUBF}\ \mathsf{m}
                    3/4
                              94
SUBR r1,r2
                     2
                                      Generate SVC interrupt. {for
SVC n
                     2
                              В0
                                         assembled instruction, r1 is n]
TD m
                    3/4
                              Ε0
                                      Test device specified by (m)
                                                                                    PC
                                                                                    PC
TIO
                    1
                              F8
                                      Test I/O channel number (A)
TIX m
                    3/4
                              2C
                                      X \leftarrow (X) + 1; (X) : (m..m+2)
                                                                                    C
                                      X \leftarrow (X) + 1; (X) : (r1)
                                                                                    C
TIXR r1
                    2
                              B8
                   3/4
                              DC
                                      Device specified by (m) \leftarrow (A)
                                                                                    Р
WD m
                                         [rightmost byte to device
                                          specified by m]
```