## RISC-V REFERENCE

#### **RISC-V Instruction Set**

#### **Core Instruction Formats**

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
funct7				rs2		rs1		funct3		rd		opo	code	R-type
	iı	nm[	11:0	)]		rs1		fun	ct3		rd	opo	code	I-type
į	imm[1	1:5]		rs	s2	rs1		fun	ct3	imn	n[4:0]	opo	code	S-type
in	ım[12	10:5	5]	rs	s2	rs1		fun	ct3	imm[	4:1 11]	opo	code	B-type
imm[31:12]							rd		opo	code	U-type			
imm[20 10:1 11 19:12]								rd	one	rode	J-type			

### **RV32I Base Integer Instructions**

	· ·						
Inst	Name	FMT	Opcode	funct3	funct7	Description (C)	Note
add	ADD	R	0110011	0x0	0x00	rd = rs1 + rs2	
sub	SUB	R	0110011	0x0	0x20	rd = rs1 - rs2	
xor	XOR	R	0110011	0x4	0x00	rd = rs1 ^ rs2	
or	OR	R	0110011	0x6	0x00	rd = rs1   rs2	
and	AND	R	0110011	0x7	0x00	rd = rs1 & rs2	
sll	Shift Left Logical	R	0110011	0x1	0x00	rd = rs1 << rs2	
srl	Shift Right Logical	R	0110011	0x5	0x00	rd = rs1 >> rs2	
sra	Shift Right Arith*	R	0110011	0x5	0x20	rd = rs1 >> rs2	msb-extends
slt	Set Less Than	R	0110011	0x2	0x00	rd = (rs1 < rs2)?1:0	
sltu	Set Less Than (U)	R	0110011	0x3	0x00	rd = (rs1 < rs2)?1:0	zero-extends
addi	ADD Immediate	I	0010011	0x0		rd = rs1 + imm	
xori	XOR Immediate	I	0010011	0x4		rd = rs1 ^ imm	
ori	OR Immediate	I	0010011	0x6		rd = rs1   imm	
andi	AND Immediate	I	0010011	0x7		rd = rs1 & imm	
slli	Shift Left Logical Imm	I	0010011	0x1	imm[5:11]=0x00	rd = rs1 << imm[0:4]	
srli	Shift Right Logical Imm	I	0010011	0x5	imm[5:11]=0x00	$rd = rs1 \gg imm[0:4]$	
srai	Shift Right Arith Imm	I	0010011	0x5	imm[5:11]=0x20	rd = rs1 >> imm[0:4]	msb-extends
slti	Set Less Than Imm	I	0010011	0x2		rd = (rs1 < imm)?1:0	
sltiu	Set Less Than Imm (U)	I	0010011	0x3		rd = (rs1 < imm)?1:0	zero-extends
lb	Load Byte	I	0000011	0x0		rd = M[rs1+imm][0:7]	
lh	Load Half	I	0000011	0x1		rd = M[rs1+imm][0:15]	
lw	Load Word	I	0000011	0x2		rd = M[rs1+imm][0:31]	
lbu	Load Byte (U)	I	0000011	0x4		rd = M[rs1+imm][0:7]	zero-extends
1hu	Load Half (U)	I	0000011	0x5		rd = M[rs1+imm][0:15]	zero-extends
sb	Store Byte	S	0100011	0x0		M[rs1+imm][0:7] = rs2[0:7]	
sh	Store Half	S	0100011	0x1		M[rs1+imm][0:15] = rs2[0:15]	
SW	Store Word	S	0100011	0x2		M[rs1+imm][0:31] = rs2[0:31]	
beq	Branch ==	В	1100011	0x0		if(rs1 == rs2) PC += imm	
bne	Branch !=	В	1100011	0x1		if(rs1 != rs2) PC += imm	
blt	Branch <	В	1100011	0x4		if(rs1 < rs2) PC += imm	
bge	Branch $\geq$	В	1100011	0x5		if(rs1 >= rs2) PC += imm	
bltu	Branch < (U)	В	1100011	0x6		if(rs1 < rs2) PC += imm	zero-extends
bgeu	Branch $\geq$ (U)	В	1100011	0x7		if(rs1 >= rs2) PC += imm	zero-extends
jal	Jump And Link	J	1101111			rd = PC+4; PC += imm	
jalr	Jump And Link Reg	I	1100111	0x0		rd = PC+4; PC = rs1 + imm	
lui	Load Upper Imm	U	0110111			rd = imm << 12	
auipc	Add Upper Imm to PC	Ü	0010111			rd = PC + (imm << 12)	
$\times \times$	$\times\times\times\times$		$\times \times \times$	$\times$	$\times\!\!\times\!\!\times$	$\times \times $	
$\langle \times \rangle$	$\langle \langle $	$\checkmark \checkmark \checkmark$	$\wedge \times \times \wedge$				

RISC-V Reference Card V0.1

#### **Pseudo Instructions**

Pseudoinstruction Base Instruction(s) Meaning auipc rd, symbol[31:12] Load address la rd, symbol addi rd, rd, symbol[11:0] auipc rd, symbol[31:12]  $l\{b|h|w|d\}$  rd, symbol Load global  $l\{b|h|w|d\}$  rd, symbol[11:0](rd) auipc rt, symbol[31:12] s{b|h|w|d} rd, symbol, rt Store global s{b|h|w|d} rd, symbol[11:0](rt) auipc rt, symbol[31:12] fl{w|d} rd, symbol, rt Floating-point load global fl{w|d} rd, symbol[11:0](rt) auipc rt, symbol[31:12] Floating-point store global fs{w|d} rd, symbol, rt fs{w|d} rd, symbol[11:0](rt) addi x0, x0, 0 No operation nop li rd, immediate Myriad sequences Load immediate mv rd, rs addi rd, rs, 0 Copy register not rd, rs xori rd, rs, -1 One's complement neg rd, rs sub rd, x0, rs Two's complement Two's complement word negw rd, rs subw rd, x0, rs addiw rd, rs, 0 Sign extend word sext.w rd, rs Set if = zero seqz rd, rs sltiu rd, rs, 1 snez rd, rs sltu rd, x0, rs Set if  $\neq$  zero Set if < zero sltz rd, rs slt rd, rs, x0 Set if > zero sgtz rd, rs slt rd, x0, rs beq rs, x0, offset Branch if = zero begz rs, offset bne rs, x0, offset bnez rs, offset Branch if  $\neq$  zero blez rs, offset bge x0, rs, offset Branch if ≤ zero bgez rs, offset Branch if ≥ zero bge rs, x0, offset Branch if < zero bltz rs, offset blt rs, x0, offset Branch if > zero bgtz rs, offset blt x0, rs, offset bgt rs, rt, offset blt rt, rs, offset Branch if > ble rs, rt, offset bge rt, rs, offset Branch if < bgtu rs, rt, offset bltu rt, rs, offset Branch if >, unsigned Branch if ≤, unsigned bleu rs, rt, offset bgeu rt, rs, offset j offset jal x0, offset Jump jal offset jal x1, offset Jump and link Jump register jr rs jalr x0, rs, 0 Jump and link register jalr rs jalr x1, rs, 0 jalr x0, x1, 0 Return from subroutine ret auipc x1, offset[31:12] call offset Call far-away subroutine jalr x1, x1, offset[11:0] auipc x6, offset[31:12] tail offset Tail call far-away subroutine jalr x0, x6, offset[11:0]

RISC-V Reference Card V0.1

# Registers

Register	ABI Name	Description	Saver
x0	zero	Zero constant	_
x1	ra	Return address	Callee
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	_
x4	tp	Thread pointer	_
x5-x7	t0-t2	Temporaries	Caller
x8	s0 / fp	Saved / frame pointer	Callee
x9	s1	Saved register	Callee
x10-x11	a0-a1	Fn args/return values	Caller
x12-x17	a2-a7	Fn args	Caller
x18-x27	s2-s11	Saved registers	Callee
x28-x31	t3-t6	Temporaries	Caller
$\times\!\!\times$	$\searrow \searrow$		XX
XX			$\times\!\!\times\!\!\times$
XXX			XX
			$\langle X \rangle$
			$\times\!\!\times\!\!\times$
$\times \times \times$	XXX	XXXXX	XX