

## 1/9" VGA CMOS Image Sensor GC0329 DataSheet V1.0

2011-09-01

GalaxyCore Inc.



### Content

1.	Sensor Overview	3
1.1	General Description	3
1.2	Features	3
1.3	Application	4
1.4	Technical Specifications	4
1.5	Block Diagram	5
1.6	Pixel Array	5
2.	Color Filter Spectral Characteristics	7
2.	Color Filter Spectral Characteristics	_
3.	Two-wire Serial Bus Communication	7
3.1	Protocol	7
3.2	Serial Bus Timing	3
4.	Application	9
4.1 T	iming	9
5.		1
6.	Register List1	1
7.	Pin Description 3	5
7.1	GC0329 CSP package Top view (unit:um)	5
7.1	. 41 41 410 4	
7.2		
7.4	CSP package mechanical drawing (unit:um)	/



### 1. Sensor Overview

### 1.1 General Description

The GC0329 features 640V x 480H resolution with 1/9-inch optical format, and 4-transistor pixel structure for high image quality and low noise variations. It delivers superior image quality by powerful on-chip design of a 10-bit ADC, and embedded image signal processor.

The full scale integration of high-performance and low-power functions makes the GC0329 best fit the design, reduce implementation process, and extend the battery life of cell phones, PDAs, and a wide variety of mobile applications.

The on-chip ISP provides a very smooth AE (Auto Exposure) and accurate AWB(Auto White Balance) control. It provides various data formats, such as Bayer RGB, RGB565,YCbCr 4:2:2. It has a commonly used two-wire serial interface for host to control the operation of the whole sensor. ENTIAL

### 1.2 Features

- Standard optical format of 1/9 inch
- Various output formats: YCbCr4:2:2, RGB565, Raw Bayer
- Support adjusting Voltage of 10
- Windowing support
- Horizontal /Vertical mirror
- Image processing module
- Package: CSP

GC0329 DataSheet 3/37



### 1.3 Application

- ◆ Cellular Phone Cameras
- Notebook and desktop PC cameras
- PDAs
- ◆ Toys
- ◆ Digital still cameras and camcorders
- ◆ Video telephony and conferencing equipments
- ♦ Security systems
- Industrial and environmental systems

### 1.4 Technical Specifications


Parameter	Typical value
Optical Format	1/9 inch
Pixel Size	2.5um x 2.5um
Active pixel array	648 x 488
ADC resolution	10 bit ADC
Max Frame rate	30fps@24Mhz,VGA
Power Supply	AVDD28: 2.7 ~ 3.0V
	IOVDD: 1.7 ~ 3.0V
Power Consumption	70mW @ 30fps VGA,
ADK	10µA @ standby
SNR	40dB
Dark Current	15mV/s at 60°C
Sensitivity	1.0V/(Lux·sec)
Operating temperature:	-20~70℃
Stable Image temperature	0~50℃
Optimal lens chief ray angle(CRA)	27º(linear)
Package type	CSP

GC0329 DataSheet 4 / 37



### 1.5 Block Diagram

LAY




GC0329 has an active image array of 648x488 pixels. The active pixels are read out progressively through column/row driver circuits. In order to reduce fixed pattern noise, CDS circuits are adopted. The analog signal is transferred to digital signal by 10 bit A/D converter. The digital signals are processed in the ISP Block, including Bayer interpolation, denoise, color correction, gamma correction, data format conversion and so on. Users can easily control these functions via two-wire serial interface bus.

GC0329 DataSheet 5 / 37



### 1.6 Pixel Array



Pixel array is covered by Bayer pattern color filters. The primary color BG/GR array is arranged in line-alternating way.

If no flip in column, column is read out from 0 to 647. If flip in column, column is read out from 647 to 0.


If no flip in row, row is read out from 0 to 487. If flip in row, row is read out from 487 to 0.

GC0329 DataSheet 6 / 37



### 2. Color Filter Spectral Characteristics

The optical spectrum of color filters is shown below:



### 3. Two-wire Serial Bus Communication

GC0329 Device Address:

serial bus write address = 0x62, serial bus read address = 0x63


### 3.1 Protocol

The host must perform the role of a communications master and GC0329 acts as either a slave receiver or transmitter. The master must do

- ◆ Generate the **Start(S)/Stop(P)** condition
- Provide the serial clock on SBCL.

GC0329 DataSheet 7 / 37





### **Single Register Writing:**

S 62H A Register Address A Data

### **Incremental Register Writing:**

62H A Register Address Data(1) Data(N) Р

### Single Register Reading:

62H Register Address S 63H NA Р Data

### **Notes:**

From master to slave From slave to master


**S:** Start condition **P:** Stop condition

A: Acknowledge bit

**Register Address:** Sensor register address

Data: Sensor register value

### 3.2 Serial Bus Timing



GC0329 DataSheet 8/37




Parameter	Symbol	Min.	Max.	Unit
SBCL clock frequency	fscl	0	400	KHz
Bus free time between a stop and a start	tbuf	1.2	*	μS
Hold time for a repeated start	thd;sta	1.0	*	μς
LOW period of SBCL	tlow	1.2	*	μS
HIGH period of SBCL	thigh	1.0	*	μS
Set-up time for a repeated start	tsu;sta	1.2	*	ns
Data hold time	thd;dat	1.3	*	ns
Data Set-up time	tsu;dat	250	*	ns
Rise time of SBCL, SBDA	tr	*	250	ns
Fall time of SBCL, SBDA	tf	*	300	ns
Set-up time for a stop	tsu;sto	1.2	*	μS
Capacitive load of bus line (SBCL, SBDA)	Cb	*	*	pf

### 4. Application

### 4.1 Timing

Suppose Vsync is low active and Hsync is high active, and ouput format is YCbCr/RGB565, then the timing of vsync and hsync is bellowing(take capture mode for example, preview mode is the same):



Ft =VB+ Vt +8 (unit is row\_time)

VB = Bt + St + Et, Vblank/Dummy line, setting by register 0x07 and 0x08.

Ft -> Frame time, one frame time

Bt -> Blank time, Vsync no active time.

St -> Start time, setting by register 0x12.

Et  $\rightarrow$  End time, setting by register 0x13.

GC0329 DataSheet 9 / 37



Vt -> valid line time. VGA is 480, Vt=win\_height-8, win\_height is setting by register 0x0d & 0x0e(488).

When exp\_time <= win\_height+VB, Bt=VB-St-Et. Frame rate is controlled by window\_height+VB.

When exp\_time > win\_height+VB, Bt=exp\_time-win\_height-St-Et. Frame rate is controlled by exp\_time.

### The following is row\_time calculate:

row\_time = Hb + Sh\_delay + win\_width + 4.


Hb -> HBlank or dummy pixel, Setting by register 0x05 and 0x06.

Sh\_delay -> Setting by register 0x11.

win\_width -> Setting by register 0x0f and 0x10, win\_width = 640, final\_output\_width + 8. So for VGA, we should set win\_width as 648.

### 4.2 Power on/off sequence


### 4.2.1 Power On Sequence



GC0329 DataSheet 10 / 37



### 4.2.2 Power Off Sequence



### 5. DC Parameters

Symbol	Param	eter	Min	Тур	Max	Unit	
SUPPLY							
V <sub>AVDD28</sub>		Power Supply	2.7	2.8	3.0	V	
V <sub>IOVDD</sub>		Power Supply(Digital I/O)	1.7	2.8	3.0	V	
I <sub>AVDD28</sub>			8	24	mA		
$\mathbf{I}_{IOVDD}$	1.8V	Active(Operating) Current		12	24	mA	
	2.8V			15	24	mA	
I <sub>DDS-PWDN</sub>	l	Standby Current		10		uA	
Digital Ir	put(Typ	ical conditions: AVDD28 = 2.8V,	IOVDD	= 1.8V)	)	4	
VIH		Input voltage HIGH	1.4			V	
VIL		Input voltage LOW			0.6	V	
Digital Input(Typical conditions: AVDD28 = 2.8V, IOVDD = 1.8V)							
<b>V</b> он		Output voltage HIGH	1.6			V	
Vol		Output voltage LOW	11		0.2	V	

### 6. Register List

### SYS\_REG

Address	Name	Width	Default Value	R/W	Description
	switch_data_p ad_en_mode output_enable		0x00		[4] switch_data_pad [3] NA [2] pclk_en [1] hsync_en [0] vsync_en
0xf1	switch_data_o	5	0x00	RW	[4] switch data output enable

GC0329 DataSheet 11 / 37



	utput_en				[3:1] NA
	normal_data_				[0] normal data output enable
	output_en				[o]
0xf3	- – Pad_updn Pwd_dn	8	0x00	RW	[7:6] sync [5:4] pclk [3:2] data 0 0: not pull 0 1: pull down
				$\mathcal{M}$	1 0: pull up
				V)	1 1: illegal
			<b>Y</b> .		[1] NA
	31(2)				[0] Pwdn_dn
	NNU	9,			0: pull down
1 0					1: floating
0xf5	Rec_bandwidt	2	0x00	RW	[7:2] NA
UP.	h				[1:0] rec_bandwidth
					00: 1 bit
					01: 2 bits
					10: 4 bits
					11: invalid
0xfa	clk_div_mode	3	0x00	RW	[7:4]+1 represent the frequency
					division number
					[3:0] represent the high level in one
					pulse after frequency division
					Mclk by Div duty
					0x11 2 1:1
					0x21 3 1:2
					0x22 3 2:1
					0x31 4 1:3
					0x32 4 2:2
	.10				0x33 4 3:1 
0xfb	I2C_device_I	17	0x62	RW	[7:1] I2C device ID
	D				[0] NA
0xfc	Analog_pwc	3	0x03	RW	[7:5] NA
AM	•				[4] digital_clock_enable
N.					[3] NA
					[2] da25_en
					[1] da18_en
					[0] analog power down
0xfe	Reset related	8	0x00	RW	[7] soft_reset , register value reset
					[6] SPI_receiver_reset

GC0329 DataSheet 12 / 37



Addross	Namo	Width Dofault	P /W Description
Analog & 0	CISCTL		culling
			0 1: page 1
			0 0: page 0
			[1:0] page select
			[3:2] NA
			[4] CISCTL restart
			[5] NA

### **Analog & CISCTL**

Record   R						
P0:0x00         Chip ID         8         0xC0         RO         Chip ID           P0:0x03         Exposure[11:         4         0x00         RW         [7:5] NA         [3:0] exposure[11:8],use line processing time as the unit.           P0:0x04         Exposure[7:0]         8         0x96         RW         Exposure[7:0], controlled by AEC if AEC is in function           P0:0x05         HB[11:8]         4         0x00         RW         Horizontal blanking, unit pixel clock           P0:0x06         HB[7:0]         8         0x6a         Vertical blanking, if current exposure            P0:0x07         VB[11:8]         4         0x00         RW         Vertical blanking, if current exposure            P0:0x08         VB[7:0]         8         0x70         Well be (VB + window Height), frame rate will be determined by exposure           P0:0x09         Row_start[8]         1         0x00         RW         Defines the starting row of the pixel array           P0:0x0b         Column start[9:8]         0x00         RW         Defines the starting column of the pixel array           P0:0x0c         Column start[7:0]         8         0x02         RW         [7:1] NA [0] Window height high bit           P0:0x0e         Window height[7:0]         8         0x02         RW	Address	Name	Width		R/W	Description
P0:0x03         Exposure[11: 4 8]         0x00 RW [7:5] NA [3:0] exposure[11:8],use line processing time as the unit.           P0:0x04         Exposure[7:0] 8 0x96 RW Exposure[7:0], controlled by AEC if AEC is in function           P0:0x05         HB[11:8] 4 0x00 RW Horizontal blanking, unit pixel clock           P0:0x06         HB[7:0] 8 0x6a P0:0x07 VB[11:8] 4 0x00 RW Vertical blanking, if current exposure < ( VB + window Height), frame rate will be ( VB + window Height); otherwise frame rate will be determined by exposure           P0:0x08         Row_start[8] 1 0x00 RW Defines the starting row of the pixel array           P0:0x09         Row_start[7:0] 8 0x00 RW Defines the starting column of the pixel array           P0:0x0b         Column start[9:8] 8 0x02 Start[7:0] RW Defines the starting column of the pixel array           P0:0x0c         Column start[7:0] 8 0x02 Start[7:0] RW Defines the starting column of the pixel array           P0:0x0d         Window height[8] RW Mindow height high bit           P0:0x0e         Window RW Mindow Height low 8 Bit           P0:0x0f         Window RW Mindow Width low bit Window width low bit				Value		
S	P0:0x00	Chip_ID	8	0xC0	RO	Chip ID
P0:0x04   Exposure[7:0]   8   0x96   RW   Exposure[7:0], controlled by AEC if   AEC is in function   RW   Horizontal blanking, unit pixel clock   AEC is in function   RW   Horizontal blanking, unit pixel clock   RW   P0:0x06   HB[7:0]   8   0x6a   RW   Vertical blanking, if current exposure   < ( VB + window Height) , frame rate will be ( VB + window Height) , otherwise frame rate will be determined by exposure   P0:0x09   Row_start[8]   1   0x00   RW   Defines the starting row of the pixel array   P0:0x0a   Row_start[7:0   8   0x00   RW   Defines the starting column of the pixel array   P0:0x0c   Column   8   0x02   RW   F1:1   NA   [0] Window height high bit   P0:0x0c   Window   8   0xe8   RW   Window height low 8 Bit   RW   Window width   P0:0x10   Window   2   0x02   RW   F1:2   NA   [1:0] Window width high bit   P0:0x10   Window   8   0x88   RW   Window width low bit   Window width   P0:0x10   Window   8   0x88   RW   Window width low bit   Window width   RW   Window width   RW   Window width   RW   P0:0x10   Window   RW   Window width   RW   Window width   RW   P0:0x10   Window   RW   Window width   RW   Window   Window   Window   Window   Window   Windo	P0:0x03	Exposure[11:	4	0x00	RW	[7:5] NA
P0:0x04   Exposure[7:0]   8	1 1	8]				[3:0] exposure[11:8],use line
AEC is in function						processing time as the unit.
P0:0x05   HB[11:8]	P0:0x04	Exposure[7:0]	8	0x96	RW	Exposure[7:0], controlled by AEC if
P0:0x06         HB[7:0]         8         0x6a           P0:0x07         VB[11:8]         4         0x00         RW         Vertical blanking, if current exposure < ( VB + window Height), frame rate will be (VB + window Height); otherwise frame rate will be determined by exposure						AEC is in function
P0:0x07         VB[11:8]         4         0x00         RW         Vertical blanking, if current exposure < ( VB + window Height) , frame rate will be ( VB + window Height); otherwise frame rate will be determined by exposure           P0:0x09         Row_start[8]         1         0x00         RW         Defines the starting row of the pixel array           P0:0x0a         Row_start[7:0]         8         0x00         RW         Defines the starting column of the pixel array           P0:0x0b         Column start[9:8]         0x02         RW         Defines the starting column of the pixel array           P0:0x0c         Column start[7:0]         8         0x02         RW         [7:1] NA [0] Window height high bit           P0:0x0d         Window height[8]         0xe8         RW         Window height low 8 Bit           P0:0x0e         Window height[7:0]         8         0x02         RW         [7:2] NA [1:0] Window width high bit           P0:0x10         Window width[9:8]         8         0x88         RW         window width low bit	P0:0x05	HB[11:8]	4	0x00	RW	Horizontal blanking, unit pixel clock
P0:0x08 VB[7:0] 8 0x70	P0:0x06	HB[7:0]	8	0x6a		
will be ( VB + window Height); otherwise frame rate will be determined by exposure  P0:0x09 Row_start[8] 1 0x00 RW Defines the starting row of the pixel array  P0:0x0a Row_start[7:0 8 0x00 RW Defines the starting column of the start[9:8]  P0:0x0b Column 8 0x02 Start[7:0]  P0:0x0c Column 8 0x02 Start[7:0]  P0:0x0d Window 1 0x01 RW [7:1] NA [0] Window height high bit  P0:0x0e Window 8 0xe8 RW Window height low 8 Bit  P0:0x0f Window width[9:8]  P0:0x10 Window 8 0x88 RW Window width high bit  P0:0x10 Window 8 0x88 RW window width low bit	P0:0x07	VB[11:8]	4	0x00	RW	Vertical blanking, if current exposure
Otherwise frame rate will be determined by exposure  P0:0x09 Row_start[8] 1 0x00 RW Defines the starting row of the pixel array  P0:0x0a Row_start[7:0 8 0x00 RW Defines the starting column of the pixel array  P0:0x0b Column 2 0x00 RW Defines the starting column of the pixel array  P0:0x0c Column 8 0x02 start[7:0]  P0:0x0d Window 1 0x01 RW [7:1] NA [0] Window height high bit  P0:0x0e Window 8 0xe8 RW Window height low 8 Bit height[7:0]  P0:0x0f Window 2 0x02 RW [7:2] NA [1:0] Window width high bit  P0:0x10 Window 8 0x88 RW window width low bit	P0:0x08	VB[7:0]	8	0x70		< ( VB + window Height) , frame rate
Defines the starting row of the pixel array						will be ( VB + window Height);
P0:0x09Row_start[8]10x00RWDefines the starting row of the pixel arrayP0:0x0aRow_start[7:0]80x00RWDefines the starting column of the start[9:8]P0:0x0bColumn start[9:8]80x02Pox02RW[7:1] NA [0] Window height high bitP0:0x0cVindow height[8]10x01RW[7:1] NA [0] Window height low 8 BitP0:0x0eWindow height[7:0]80xe8RWWindow height low 8 BitP0:0x0fWindow width[9:8]20x02RW[7:2] NA [1:0] Window width high bitP0:0x10Window width[7:0]80x88RWwindow width low bit						otherwise frame rate will be
P0:0x0a         Row_start[7:0]         8         0x00         array           P0:0x0b         Column start[9:8]         2         0x00         RW Defines the starting column of the pixel array           P0:0x0c         Column start[7:0]         8         0x02         Vixel array           P0:0x0d         Window height[8]         1         0x01         RW [7:1] NA [0] Window height high bit           P0:0x0e         Window height[7:0]         8         0xe8         RW Window height low 8 Bit           P0:0x0f         Window width[9:8]         2         0x02         RW [7:2] NA [1:0] Window width high bit           P0:0x10         Window width[7:0]         8         0x88         RW window width low bit						determined by exposure
P0:0x0b Column 2 0x00 RW Defines the starting column of the start[9:8]  P0:0x0c Column 8 0x02 Start[7:0]  P0:0x0d Window 1 0x01 RW [7:1] NA [0] Window height high bit  P0:0x0e Window 8 0xe8 RW Window height low 8 Bit height[7:0]  P0:0x0f Window 2 0x02 RW [7:2] NA [1:0] Window width high bit  P0:0x10 Window 8 0x88 RW window width low bit	P0:0x09	Row_start[8]	1	0x00	RW	Defines the starting row of the pixel
start[9:8]	P0:0x0a	Row_start[7:0 ]	8	0x00		array
P0:0x0c         Column start[7:0]         8         0x02           P0:0x0d         Window height[8]         1         0x01 RW [7:1] NA [0] Window height high bit           P0:0x0e         Window height[8]         8         0xe8 RW Window height low 8 Bit height[7:0]           P0:0x0f         Window width[9:8]         2         0x02 RW [7:2] NA [1:0] Window width high bit           P0:0x10         Window width[9:8]         8         0x88 RW window width low bit           width[7:0]         8         0x88 RW window width low bit	P0:0x0b	Column	2	0x00	RW	Defines the starting column of the
Start[7:0]		start[9:8]				pixel array
P0:0x0d         Window height[8]         1         0x01         RW [7:1] NA [0] Window height high bit           P0:0x0e         Window height low 8 Bit height[7:0]         8         0xe8         RW Window height low 8 Bit           P0:0x0f         Window width[9:8]         2         0x02         RW [7:2] NA [1:0] Window width high bit           P0:0x10         Window width[7:0]         8         0x88         RW window width low bit	P0:0x0c	Column	8	0x02		10.
height[8] [0] Window height high bit  P0:0x0e Window 8 0xe8 RW Window height low 8 Bit  P0:0x0f Window 2 0x02 RW [7:2] NA		start[7:0]		24		
P0:0x0e         Window height [7:0]         8         0xe8         RW Window height low 8 Bit window height low 8 Bit height[7:0]           P0:0x0f         Window wind	P0:0x0d	Window	1	0x01	RW	[7:1] NA
height[7:0]	1	height[8]				[0] Window height high bit
P0:0x0f         Window         2         0x02         RW [7:2] NA [1:0] Window width high bit           P0:0x10         Window         8         0x88         RW window width low bit width[7:0]	P0:0x0e	Window	8	0xe8	RW	Window height low 8 Bit
width[9:8] [1:0] Window width high bit P0:0x10 Window 8 0x88 RW window width low bit width[7:0]		height[7:0]				
P0:0x10 Window 8 0x88 RW window width low bit width[7:0]	P0:0x0f	Window	2	0x02	RW	[7:2] NA
width[7:0]	<b>5</b> 4.	width[9:8]				[1:0] Window width high bit
	P0:0x10	Window	8	0x88	RW	window width low bit
DO:0v11 ch dolay 9 0v2a DW ch dolay		width[7:0]				
ru.uxii biluelay o uxza kw biluelay	P0:0x11	sh_delay	8	0x2a	RW	sh_delay
P0:0x12 Vs_st 8 0x04 RW number of Row time from frame start	P0:0x12	Vs_st	8	0x04	RW	number of Row time from frame start
to first HSYNC valid						to first HSYNC valid

GC0329 DataSheet 13 / 37



				1	Т
P0:0x13	Vs_et	8	0x04	RW	number of Row time from last HSYNC
					valid to frame end Notice the relation
					with VB, VB > vs_st+vs_et
P0:0x14	Analog mode1	8	0xc0	RW	Reserved.
P0:0x15	rsgg_width	4	80x0	RW	[7:4] NA
					[3:0] rsgg_width, X2
P0:0x16	Analog mode2	3	0x00	RW	Reserved.
P0:0x17	CISCTL_mode	8	0x00	RW	[7] HSYNC always
	1				[6] Reserved.
				V	[5:4] CFA sequence
		$\mathcal{M}$			[3:2] dark CFA sequence
					[1] Updown
	$V \times V$	)			[0] mirror
P0:0x18	CISCTL_mode	8	0x0a	RW	Reserved.
	2				
P0:0x19	CISCTL_mode	8	0x05	RW	Reserved.
	3				
P0:0x1a	CISCTL_mode	8	0x00	RW	Reserved.
	4				
P0:0x1b	Rsh_width	8	0x44	RW	[7:4] restg_width
					[3:0] sh_width
P0:0x1c	Tsp_width	8	0x1d	RW	[7:2] tx_width
					[1:0] space_width
P0:0x1e	Analog_mode	8	0x17	RW	[7:2] Reserved.
	3				[1] clk_delay_en
					[0] NA
P0:0x1f	Analog_mode	5	0x00	RW	Reserved.
	4				
P0:0x20	Analog_mode	8	0x00	RW	[7:4] NA
	5				[3:2] da18_r
			77		[1] rowclk_mode
					[0]adclk_mode
P0:0x21	Analog_mode	8	0x40	RW	Reserved.
	6	)			
P0:0x22	Analog_mode	8	0xba	RW	[7] vref_en
1111	7				[6:4] da_vref
					[3:2] NA
					[1:0] da25_r
P0:0x23	Analog_mode	8	0x01	RW	Reserved.
	8				
P0:0x24	Pad driver	8	0x15	RW	[7:6] NA
					[5:4] sync pad driving current(HS,VS)

GC0329 DataSheet 14 / 37



Address	Name	Width Default P /W	Description
BLK			- nEMI I his
		[1	:0] pclk pad driving current
			ırrent(D0~D7)
			:2] data pad driving

### **BLK**

Address		Width.	<b>Default</b>	D / \A/	Description
	Name	wiati	Value	K/ VV	Description
DO 0 26	DII   1 4				
P0:0x26	Blk_mode1	8	0x27	RW	[7] dark_current_mode
				7	[6:4] BLK_smooth_speed
	10	JK			[3:2] BLK_row_select_mode
4					[1] dark_current_en
	$\sqrt{10}$				[0] offset_en
P0:0x28	BLK_limit_val	7	0x3f	RW	When Dark data big than it, while get
	ue				this to replace it for protect dark data.
					low align 11bits
P0:0x29	global_offset	8	0x00	RW	[7] Reserved.
					[6:0] low align 11bits
P0:0x2a	current_G1_of	7		RO	[7] NA
	fset				[6:0] Current_G1_offset
P0:0x2b	current_R1_of	7		RO	[7] NA
	fset				[6:0] Current_R1_offset
P0:0x2c	current_B2_of	7		RO	[7] NA
	fset				[6:0] Current_B2_offset
P0:0x2d	current_G2_of	7		RO	[7] NA
	fset				[6:0] current_G2_offset
P0:0x2e	current_G1_d	7		RO	[7] NA
	ark_current				[6:0] Current_G1_dark_current
P0:0x2f	current_R1_d	7		RO	[7] NA
	ark_current				[6:0] Current_R1_dark_current
P0:0x30	Current_B2_d	7	77	RO	[7] NA
	ark_current				[6:0] Current_B2_dark_current
P0:0x31	current_G2_d	7		RO	[7] NA
_	ark_current				[6:0] Current_G2_dark_current
P0:0x32	Exp_rate_dark	8	0x04		Low 8 bits of 0.12, 4 means when exp
	C				=1024, dark current portion is 4
P0:0x33	offset_submo	8	0x18	RW	[7:6] offset submode
	de				[5:0] offset ratio of G1 channel ,1.5
	offset_ratio_G				bits
	1				
P0:0x34	- offset_ratio_G	6	0x18	RW	[5:0] offset ratio of G2 channel ,1.5
	2				bits

GC0329 DataSheet 15 / 37



Address	Name	Width	Default Value	R/W	Description		
ISP Related							
P0:0x3f	Black_mode	8	0xf6	RW	Reserved.		
P0:0x3e	manual_B2_of fset	6	0x00	RW	S5, aligned to lower 8 of 11 bits data		
P0:0x3d	manual_G2_o ffset	6	0x00	RW	S5, aligned to lower 8 of 11 bits data		
P0:0x3c	manual_G1_o ffset	6	0x00	RW	S5, aligned to lower 8 of 11 bits data		
P0:0x3b	manual_R1_of fset	6	0x00	RW	S5, aligned to lower 8 of 11 bits data		
P0:0x3a	dark_current_ ratio_B2	6	0x18	RW	[5:0] offset ratio of B2 channel, 1.5bits		
P0:0x39	dark_current_ ratio_R1	6	0x18	RW	[5:0] offset ratio of R1 channel, 1.5bits		
P0:0x38	dark_current_ ratio_G2	6	0x18	RW	[5:0] offset ratio ofG2 channel, 1.5bits		
	dark_current_ ratio_G1			<b>~</b> [			
P0:0x37	darkc_submo de	6	0x18	RW	[7:6] darkc submode [5:0] dark current ratio of G1 channel		
P0:0x36	offset_ratio_B 2	6	0x18		[5:0] offset ratio of B2 channel ,1.5 bits		
	offset_ratio_R 1	6	0x18		[5:0] offset ratio of R1 channel ,1.5 bits		

### **ISP Related**

Address	Name	Width	Default	R/W	Description
			Value		
P0:0x40	Block_enable_	8	0xff	RW	[7] BKS enable
	1				[6] gamma enable
	. 0		21		[5] CC enable
					[4] Edge Enhancement enable
1	NNN				[3] Interpolation enable
					[2] Noise removal enable
					[1] Defect removal enable
177					[0] Lens-shading correction enable
P0:0x41	Block_enable_	8	0xff	RW	[7] NA
	2				[6] low light Y enable
					[5] skin detection enable
					[4] skin Y enable
					[3] new skin mode
					[2] autogray enable

GC0329 DataSheet 16 / 37



	1	Γ	Γ		
					[1] Y gamma enable
					[0] NA
P0:0x42	AAAA_enable	8	0x18	RW	[7] Auto Saturation enable
					[6] auto EE enable
					[5] auto DN enable
					[4] auto DD enable
					[3] auto LSC enable
					[2] ABS enable
					[1] AWB enable
					[0] ACE enable
P0:0x43	special_effect	8	0x00	RW	[7:3] NA
					[2] Reserved.
	OVV	9			[1] CbCr fixed enable
					[0] Inverse color
P0:0x44	Output_forma	8	0x22	RW	[7] NA
Un.	t				[6] smooth_Y
					[5] averaging_neighbour_chroma
					[4:0]output data mode
					5'h00 Cb Y Cr Y
					5'h01 Cr Y Cb Y
					5'h02 Y Cb Y Cr
					5'h03 Y Cr Y Cb
					5'h04 LSC bypass, C/Y
					5'h05 LSC bypass, Y/C
					5'h06 RGB 565
					5'h0f bypass 10bits
					5'h11 only Y
					5'h12 only Cb
					5'h13 only Cr
					5'h14 only R
			N		5'h15 only G
	10	·			5'h16 only B
1	IVV	10			5'h17 switch odd/even column
					row to controls output bayer pattern
	11,				P0:0x4e[6:5]:
ANV	•				0 0: RGBG
71					0 1: RGGB
					1 0: BGGR
					1 1: GBRG
					5'h18 DNDD_out_mode
					5'h19 LSC_out_mode
P0:0x46	sync_mode	8	0x3f	RW	Synchronize signal output mode

GC0329 DataSheet 17 / 37



[7] data delay half   [6] hsync delay half   [6] hsync delay half   [7] allow pclk around hsync   [4] allow pclk around vsync   [3] pclk gated mode   0: not gated   1: gated   1: gated   1: gated   1: pclk polarity   0: invert of isp_2pclk(isp_pclk)   1: same as isp_2pclk(isp_pclk)   1: high valid   [0] VSync polarity   0: low valid   1: high val			1	T		
[5] allow pclk around hsync						[7] data delay half
[4] allow pclk around vsyne   [3] pclk gated mode						[6] hsync delay half
3   pclk gated mode						[5] allow pclk around hsync
0: not gated 1: same as isp_2pclk(isp_pclk) 1: same as isp_2pclk(isp_pclk) 1: same as isp_2pclk(isp_pclk) 1: high valid 1:						[4] allow pclk around vsync
1: gated   [2] pclk polarity   0: Invert of isp_2pclk(isp_pclk)   1: same as isp_2pclk(isp_pclk)   1: same as isp_2pclk(isp_pclk)   1: same as isp_2pclk(isp_pclk)   1: pcl valid   1: p						[3] pclk gated mode
1: gated   [2] pclk polarity   0: Invert of isp_2pclk(isp_pclk)   1: same as isp_2pclk(isp_pclk)   1: same as isp_2pclk(isp_pclk)   1: same as isp_2pclk(isp_pclk)   1: pcl valid   1: p						0: not gated
[2] pclk polarity   0: invert of isp_2pclk(isp_pclk)   1: same as isp_2pclk(isp_pclk)   1: same as isp_2pclk(isp_pclk)   1: high valid   1:						
0: invert of isp_2pclk(isp_pclk) 1: same as isp_2pclk(isp_pclk) 1: high valid 1: high						
1: same as isp_2pclk(isp_pclk) [1] HSync polarity 0: low valid 1: high valid [0] VSync polarity 0: low valid 1: high valid [1] High valid [1] High valid [2] VSync polarity 0: low valid 1: high valid [3] VSync polarity 0: low valid 1: high valid P0:0x48 DT_bit 8 0x00 RW Reserved. P0:0x49 bypass_mode 8 0x83 RW Reserved. P0:0x40 Clock_gating_ 8 0x81 RW Reserved. P0:0x4b debug_mode1 8 0xca RW [7:2] Reserved. [1] AWB_gain_mode [0] more boundary mode P0:0x4c debug_mode2 8 0x00 RW [7:3] Reserved. [2] input test image [1] LSC test image [1] LSC test image [1] LSC test image fix value [3] test image fix value mode [2] NA [1] INBF enable [0] gain mode P0:0x4e Bayer_mode 8 0x09 RW [7:4] test image fix value mode [6] odd even row switch [5] odd even row switch [5] odd even column switch [4:0] Reserved. P0:0x4f AEC_EN 1 0x00 RW [7:1] NA [0] AEC enable P0:0x50 Crop_win_mo 1 0x00 RW [7:1] NA [0] Crop out Window mode					$\cup I$	
[1] HSync polarity						
0: low valid   1: high valid						
1: high valid   [0] VSync polarity   0: low valid   1: high		10				
[0] VSync polarity   0: low valid   1: high		MNI	7			
0: low valid   1: high valid   P0:0x47   DT_mode   3   0x03   RW   Reserved.						_
1: high valid	<b>\                                    </b>					
P0:0x47         DT_mode         3         0x03         RW Reserved.           P0:0x48         DT_bit         8         0x00         RW Reserved.           P0:0x49         bypass_mode         8         0x81         RW Reserved.           P0:0x4a         Clock_gating_en         8         0x81         RW Reserved.           P0:0x4b         debug_mode1         8         0xca         RW [7:2] Reserved.           [0] more boundary mode         [0] more boundary mode         Poserved.           [2] input test image         [1] LSC test image         [1] LSC test image fix value           [3] test image after EEINP         RW [7:4] test image fix value mode         [2] NA           [1] INBF enable         [0] gain mode         [0] gain mode           P0:0x4e         Bayer_mode         8         0x09         RW [7] sync header mode           [6] odd even row switch         [5] odd even column switch         [4:0] Reserved.           P0:0x4f         AEC_EN         1         0x00         RW [7:1] NA           [0] AEC enable         [0] Crop out Window mode						
P0:0x48         DT_bit         8         0x00         RW Reserved.           P0:0x49         bypass_mode         8         0x81         RW Reserved.           P0:0x4a         Clock_gating_en         8         0x81         RW Reserved.           P0:0x4b         debug_mode1         8         0xca         RW [7:2] Reserved.           [1] AWB_gain_mode [0] more boundary mode         [0] more boundary mode         [1] LSC test image after EEINP           P0:0x4d         Debug_mode [2] NA [1] INBF enable [0] gain mode         [2] NA [1] INBF enable [0] gain mode           P0:0x4e         Bayer_mode [8] 0x09 RW [7] sync header mode [6] odd even row switch [5] odd even column switch [4:0] Reserved.           P0:0x4f         AEC_EN [1] 0x00 RW [7:1] NA [0] AEC enable           P0:0x50 Crop_win_mo [1] 0x00 RW [7:1] NA [0] Crop out Window mode	P0:0v47	DT mode	3	0×03	RW	_
P0:0x49 bypass_mode 8 0x83 RW Reserved.  P0:0x4a Clock_gating_ en 0x81 RW Reserved.  P0:0x4b debug_mode1 8 0xca RW [7:2] Reserved.  [1] AWB_gain_mode [0] more boundary mode  P0:0x4c debug_mode2 8 0x00 RW [7:3] Reserved.  [2] input test image [1] LSC test image [1] LSC test image after EEINP  P0:0x4d Debug_mode 8 0x01 RW [7:4] test image fix value [3] test image fix value mode [2] NA [1] INBF enable [0] gain mode  P0:0x4e Bayer_mode 8 0x09 RW [7] sync header mode [6] odd even row switch [5] odd even column switch [4:0] Reserved.  P0:0x4f AEC_EN 1 0x00 RW [7:1] NA [0] AEC enable  P0:0x50 Crop_win_mo 1 0x00 RW [7:1] NA [0] Crop out Window mode		<del>-</del>			1	
P0:0x4a Clock_gating_ 8		<del>                                     </del>			<del> </del>	
en  P0:0x4b debug_mode1 8 0xca RW [7:2] Reserved.  [1] AWB_gain_mode [0] more boundary mode  P0:0x4c debug_mode2 8 0x00 RW [7:3] Reserved.  [2] input test image [1] LSC test image [0] test image after EEINP  P0:0x4d Debug_mode 8 0x01 RW [7:4] test image fix value [3] test image fix value mode [2] NA [1] INBF enable [0] gain mode  P0:0x4e Bayer_mode 8 0x09 RW [7] sync header mode [6] odd even row switch [5] odd even column switch [4:0] Reserved.  P0:0x4f AEC_EN 1 0x00 RW [7:1] NA [0] AEC enable  P0:0x50 Crop_win_mo 1 0x00 RW [7:1] NA [0] Crop out Window mode					1	
[1] AWB_gain_mode [0] more boundary mode [0] more boundary mode [1] LSC test image [1] LS	PU.UX4a		0	UXOI	KVV	Reserveu.
[0] more boundary mode   P0:0x4c   debug_mode2   8   0x00   RW   [7:3] Reserved.   [2] input test image   [1] LSC test image   [0] test image after EEINP   P0:0x4d   Debug_mode   8   0x01   RW   [7:4] test image fix value   [3] test image fix value mode   [2] NA   [1] INBF enable   [0] gain mode   P0:0x4e   Bayer_mode   8   0x09   RW   [7] sync header mode   [6] odd even row switch   [5] odd even column switch   [4:0] Reserved.   P0:0x4f   AEC_EN   1   0x00   RW   [7:1] NA   [0] AEC enable   P0:0x50   Crop_win_mo   1   0x00   RW   [7:1] NA   [0] Crop out Window mode   P0:0x50   Crop_win_mo   1   0x00   RW   [7:1] NA   [0] Crop out Window mode   P0:0x50   Crop_win_mo   1   0x00   RW   [7:1] NA   [0] Crop out Window mode   P0:0x50   Crop_win_mo   1   0x00   RW   [7:1] NA   [0] Crop out Window mode   P0:0x50   Crop_win_mo   P0:0x50   C	P0:0x4b	debug_mode1	8	0xca	RW	[7:2] Reserved.
P0:0x4c debug_mode2 8 0x00 RW [7:3] Reserved.  [2] input test image [1] LSC test image [0] test image after EEINP  P0:0x4d Debug_mode 8 0x01 RW [7:4] test image fix value [3] test image fix value mode [2] NA [1] INBF enable [0] gain mode  P0:0x4e Bayer_mode 8 0x09 RW [7] sync header mode [6] odd even row switch [5] odd even column switch [4:0] Reserved.  P0:0x4f AEC_EN 1 0x00 RW [7:1] NA [0] AEC enable  P0:0x50 Crop_win_mo 1 0x00 RW [7:1] NA [0] Crop out Window mode						[1] AWB_gain_mode
[2] input test image [1] LSC test image [0] test image after EEINP  P0:0x4d Debug_mode 8 0x01 RW [7:4] test image fix value [3] test image fix value mode [2] NA [1] INBF enable [0] gain mode  P0:0x4e Bayer_mode 8 0x09 RW [7] sync header mode [6] odd even row switch [5] odd even column switch [4:0] Reserved.  P0:0x4f AEC_EN 1 0x00 RW [7:1] NA [0] AEC enable  P0:0x50 Crop_win_mo 1 0x00 RW [7:1] NA [0] Crop out Window mode						[0] more boundary mode
P0:0x4d Debug_mode 8 0x01 RW [7:4] test image fix value [3] test image fix value mode [2] NA [1] INBF enable [0] gain mode  P0:0x4e Bayer_mode 8 0x09 RW [7] sync header mode [6] odd even row switch [5] odd even column switch [4:0] Reserved.  P0:0x4f AEC_EN 1 0x00 RW [7:1] NA [0] AEC enable  P0:0x50 Crop_win_mo 1 0x00 RW [7:1] NA [0] Crop out Window mode	P0:0x4c	debug_mode2	8	0x00	RW	[7:3] Reserved.
P0:0x4d Debug_mode 8 0x01 RW [7:4] test image fix value [3] test image fix value mode [2] NA [1] INBF enable [0] gain mode  P0:0x4e Bayer_mode 8 0x09 RW [7] sync header mode [6] odd even row switch [5] odd even column switch [4:0] Reserved.  P0:0x4f AEC_EN 1 0x00 RW [7:1] NA [0] AEC enable  P0:0x50 Crop_win_mo 1 0x00 RW [7:1] NA [0] Crop out Window mode						[2] input test image
P0:0x4d Debug_mode 8 0x01 RW [7:4] test image fix value [3] test image fix value mode [2] NA [1] INBF enable [0] gain mode  P0:0x4e Bayer_mode 8 0x09 RW [7] sync header mode [6] odd even row switch [5] odd even column switch [4:0] Reserved.  P0:0x4f AEC_EN 1 0x00 RW [7:1] NA [0] AEC enable  P0:0x50 Crop_win_mo 1 0x00 RW [7:1] NA [0] Crop out Window mode						[1] LSC test image
3 [3] test image fix value mode [2] NA [1] INBF enable [0] gain mode  P0:0x4e Bayer_mode 8 0x09 RW [7] sync header mode [6] odd even row switch [5] odd even column switch [4:0] Reserved.  P0:0x4f AEC_EN 1 0x00 RW [7:1] NA [0] AEC enable  P0:0x50 Crop_win_mo 1 0x00 RW [7:1] NA [0] Crop out Window mode						[0] test image after EEINP
[2] NA [1] INBF enable [0] gain mode  P0:0x4e Bayer_mode 8 0x09 RW [7] sync header mode [6] odd even row switch [5] odd even column switch [4:0] Reserved.  P0:0x4f AEC_EN 1 0x00 RW [7:1] NA [0] AEC enable  P0:0x50 Crop_win_mo 1 0x00 RW [7:1] NA [0] Crop out Window mode	P0:0x4d	Debug_mode	8	0x01	RW	[7:4] test image fix value
[1] INBF enable [0] gain mode  P0:0x4e Bayer_mode 8 0x09 RW [7] sync header mode [6] odd even row switch [5] odd even column switch [4:0] Reserved.  P0:0x4f AEC_EN 1 0x00 RW [7:1] NA [0] AEC enable  P0:0x50 Crop_win_mo 1 0x00 RW [7:1] NA [0] Crop out Window mode		3				[3] test image fix value mode
P0:0x4e Bayer_mode 8 0x09 RW [7] sync header mode [6] odd even row switch [5] odd even column switch [4:0] Reserved.  P0:0x4f AEC_EN 1 0x00 RW [7:1] NA [0] AEC enable  P0:0x50 Crop_win_mo 1 0x00 RW [7:1] NA [0] Crop out Window mode				) Y		[2] NA
P0:0x4e Bayer_mode 8 0x09 RW [7] sync header mode [6] odd even row switch [5] odd even column switch [4:0] Reserved.  P0:0x4f AEC_EN 1 0x00 RW [7:1] NA [0] AEC enable  P0:0x50 Crop_win_mo 1 0x00 RW [7:1] NA [0] Crop out Window mode		10	-		h	[1] INBF enable
P0:0x4e         Bayer_mode         8         0x09         RW         [7] sync header mode           [6] odd even row switch         [5] odd even column switch         [4:0] Reserved.           P0:0x4f         AEC_EN         1         0x00         RW         [7:1] NA           [0] AEC enable           P0:0x50         Crop_win_mo         1         0x00         RW         [7:1] NA           [0] Crop out Window mode		$\mathcal{M}_{\mathcal{M}}$	10			[0] gain mode
[6] odd even row switch [5] odd even column switch [4:0] Reserved.  P0:0x4f AEC_EN	P0:0x4e	Bayer_mode	8	0x09	RW	
[4:0] Reserved.   P0:0x4f   AEC_EN   1   0x00   RW   [7:1] NA   [0] AEC enable	$M_{\rm M}$					
[4:0] Reserved.   P0:0x4f   AEC_EN   1   0x00   RW   [7:1] NA   [0] AEC enable						[5] odd even column switch
P0:0x4f         AEC_EN         1         0x00         RW [7:1] NA [0] AEC enable           P0:0x50         Crop_win_mo de         1         0x00         RW [7:1] NA [0] Crop out Window mode						
P0:0x50 Crop_win_mo 1 0x00 RW [7:1] NA [0] Crop out Window mode	P0:0x4f	AEC_EN	1	0x00	RW	
P0:0x50 Crop_win_mo 1 0x00 RW [7:1] NA de [0] Crop out Window mode		_				
de [0] Crop out Window mode	P0:0x50	Crop_win mo	1	0x00	RW	-
	P0:0x51	+	2	0x00	RW	

GC0329 DataSheet 18 / 37



				l	le
9	9:8]				[1:0]Crop _win_y1[9:8]
					Bit[9]:
					0 : [8:0] is valid, forward
DO 0 50 6			0.00	5)4/	1 : [5:0] is valid, backward
	Crop_win_y1[ ':0]	8	0x00	RW	Crop _win_x1[7:0]
P0:0x53	Crop_win_x1[	3	0x00	RW	[7:3] NA
1	.0:8]				[2:0] Crop _win_y1[10:8]
					Bit[10]:
				U	0 : [9:0] is valid, forward
		111			1:[3:0] is valid, max is 8, backward
	Crop_win_x1[ ':0]	8	0x00	RW	Crop _win_x1[7:0]
P0:0x55	Out window	1	0x01	RW	Out window height[8]
h	neight[8]				
P0:0x56	Out window	8	0xe0	RW	Out window height[7:0]
h	neight[7:0]				
P0:0x57	Out window	2	0x02	RW	Out window width[9:8]
V	vidth[9:8]				
P0:0x58	Out window	8	0x80	RW	Out window width[7:0]
V	vidth[7:0]				
P0:0x59 s	subsample	8	0x11	RW	[7:4] subsample row ratio
					[3:0] subsample col ratio
P0:0x5a S	Sub_mode	6	0x0e	RW	[5] use or cut row
					[4] use or cut col
					[3] vacancy zero mode
					[2] remove 00 mode
					[1] neighbor average mode
					[0] subsample extend pclk
P0:0x5b	Sub_row_N1	8	0x02	RW	[7:4] sub_row_num1
			24.		[3:0] sub_row_num2
P0:0x5c	Sub_row_N2	8	0x04	RW	[7:4] sub_row_num3
	$\mathcal{N}\mathcal{N}\mathcal{N}$				[3:0] sub_row_num4
P0:0x5d	Sub_row_N3	8	0x00	RW	[7:4] sub_row_num5
					[3:0] sub_row_num6
P0:0x5e S	Sub_row_N4	8	0x00	RW	[7:4] sub_row_num7
					[3:0] sub_row_num8
P0:0x5f S	Sub_col_N1	8	0x02	RW	[7:4] sub_col_num1
					[3:0] sub_col_num2
P0:0x60 S	Sub_col_N2	8	0x04	RW	[7:4] sub_col_num3
					[3:0] sub_col_num4
P0:0x61 S					

GC0329 DataSheet 19 / 37



					[3:0] sub_col_num6	
P0:0x62	Sub_col_N4	8	0x00	RW	[7:4] sub_col_num7	
					[3:0] sub_col_num8	

### **GLOBAL/PRE/POSTGAIN**

Address	Name	Width	Default	R/W	Description
			Value		
P0:0x70	Global_gain	8	0x40	RW	Global gain, 2.6 bits
P0:0x71	Auto_pregain	8	0x40	RO	Controlled by AEC , can be manually controlled when disable AEC
P0:0x72	Auto_postgain	8	0x40	RO	Controlled by AEC , can be manually controlled when disable AEC
P0:0x73	Channel_gain _R	8	0x80	RW	R channel pre gain, 1.7 bits
P0:0x74	Channel_gain _G1	8	0x80	RW	G1 channel pre gain, 1.7 bits
P0:0x75	Channel_gain _G2	8	0x80	RW	G2 channel pre gain, 1.7 bits
P0:0x76	Channel_gain _B	8	0x80	RW	B channel pre gain, 1.7 bits
P0:0x77	AWB_R_gain	8	0x50		Red channel gain from auto white balancing, 2.6 bits
P0:0x78	AWB_G_gain	8	0x40		Green channel gain from auto white balancing, 2.6 bits
P0:0x79	AWB_B_gain	8	0x48		Blue channel gain from auto white balancing, 2.6 bits
P0:0x7a	R_ratio	8	0x80	RW	R_ratio, 1.7 bits
P0:0x7b	G_ratio	8	0x80	RW	G_ratio, 1.7 bits
P0:0x7c	B_ratio	8	0x80	RW	B_ratio, 1.7 bits

### LSC

Address	Name	Width	Default Value	R/W	Description
P1:0xa0	LSC_YCP_EN	1	0x00	RW	[7:1] NA
					[0] LSC_YCP_EN
P1:0xa1	LSC_row_cent	7	0x3c	RW	LSC row center, the real value is this
	er				setting X2
P1:0xa2	LSC_col_cente	8	0x50	RW	LSC col center, the real value is this
	r				setting X2
P1:0xa4	LSC_para_sig	6	0x00	RW	[6] LSC_Q1_red_b1_signed

GC0329 DataSheet 20 / 37



	n1				[5] LSC_Q1_green_b1_signed
					[4] LSC_Q1_blue_b1_signed
					[2] LSC_Q2_red_b1_signed
					[1] LSC_Q2_green_b1_signed
					[0] LSC_Q2_blue_b1_signed
P1:0xa5	LSC_para_sig	6	0x00	RW	[6] LSC_Q3_red_b1_signed
	n2				[5] LSC_Q3_green_b1_signed
					[4] LSC_Q3_blue_b1_signed
					[2] LSC_Q4_red_b1_signed
					[1] LSC_Q4_green_b1_signed
		112	<b>Y</b>		[0] LSC_Q4_blue_b1_signed
P1:0xa6	LSC_para_sig	6	0x00	RW	[6] LSC_Q1_red_b4_signed
	n3	9,			[5] LSC_Q1_green_b4_signed
1 1					[4] LSC_Q1_blue_b4_signed
M = 1					[2] LSC_Q2_red_b4_signed
VI.					[1] LSC_Q2_green_b4_signed
					[0] LSC_Q2_blue_b4_signed
P1:0xa7	LSC_para_sig	6	0x00	RW	[6] LSC_Q3_red_b4_signed
	n4				[5] LSC_Q3_green_b4_signed
					[4] LSC_Q3_blue_b4_signed
					[2] LSC_Q4_red_b4_signed
					[1] LSC_Q4_green_b4_signed
					[0] LSC_Q4_blue_b4_signed
P1:0xa8	LSC_Q1_red_ b1	8	0x20	RW	LSC_Q1_red_b1
P1:0xa9	LSC_Q1_gree n_b1	8	0x20	RW	LSC_Q1_green_b1
P1:0xaa	LSC_Q1_blue	8	0x20	RW	LSC_Q1_blue_b1
	_ t _ _b1				1 11/11
P1:0xab	LSC_Q2_red_	8	0x20	RW	LSC_Q2_red_b1
	b1				
P1:0xac	LSC_Q2_gree n_b1	8	0x20	RW	LSC_Q2_green_b1
P1:0xad	LSC_Q2_blue	8	0x20	RW	LSC_Q2_blue_b1
	b1				
P1:0xae	LSC_Q3_red_	8	0x20	RW	LSC_Q3_red_b1
7,	b1				
P1:0xaf	LSC_Q3_gree	8	0x20	RW	LSC_Q3_green_b1
	n_b1				5 _5 _
P1:0xb0	LSC_Q3_blue	8	0x20	RW	LSC_Q3_blue_b1
	_b1				
P1:0xb1	LSC_Q4_red_	8	0x20	RW	LSC_Q4_red_b1
1					

GC0329 DataSheet 21 / 37



	b1				
P1:0xb2	LSC_Q4_gree n_b1	8	0x20	RW	LSC_Q4_green_b1
P1:0xb3	LSC_Q4_blue _b1	8	0x20	RW	LSC_Q4_blue_b1
P1:0xb4	LSC_right_red _b2	8	0x20	RW	LSC_right_red_b2
P1:0xb5	LSC_right_gre en_b2	8	0x20	RW	LSC_right_green_b2
P1:0xb6	LSC_right_blu e_b2	8	0x20	RW	LSC_right_blue_b2
P1:0xb7	LSC_right_red _b4	8	0x20	RW	LSC_right_red_b4
P1:0xb8	LSC_right_gre en_b4	8	0x20	RW	LSC_right_green_b4
P1:0xb9	LSC_right_blu e_b4	8	0x20	RW	LSC_right_blue_b4
P1:0xba	LSC_left_red_ b2	8	0x20	RW	LSC_left_red_b2
P1:0xbb	LSC_left_gree n_b2	8	0x20	RW	LSC_left_green_b2
P1:0xbc	LSC_left_blue _b2	8	0x20	RW	LSC_left_blue_b2
P1:0xbd	LSC_left_red_ b4	8	0x20	RW	LSC_left_red_b4
P1:0xbe	LSC_left_gree n_b4	8	0x20	RW	LSC_left_green_b4
P1:0xbf	LSC_left_blue _b4	8	0x20	RW	LSC_left_blue_b4
P1:0xc0	LSC_up_red_ b2	8	0x20	RW	LSC_up_red_b2
P1:0xc1	LSC_up_green _b2	8	0x20	RW	LSC_up_green_b2
P1:0xc2	LSC_up_blue_ b2	8	0x20	RW	LSC_up_blue_b2
P1:0xc3	LSC_up_red_ b4	8	0x20	RW	LSC_up_red_b4
P1:0xc4	LSC_up_green _b4	8	0x20	RW	LSC_up_green_b4
P1:0xc5	LSC_up_blue_ b4	8	0x20	RW	LSC_up_blue_b4
P1:0xc6	LSC_down_re	8	0x20	RW	LSC_down_red_b2

GC0329 DataSheet 22 / 37



	1				
	d_b2				
P1:0xc7	LSC_down_gr	8	0x20	RW	LSC_down_green_b2
	een_b2				
P1:0xc8	LSC_down_bl	8	0x20	RW	LSC_down_blue_b2
	ue_b2				
P1:0xc9	LSC_down_re	8	0x20	RW	LSC_down_red_b4
	d_b4				.15.111
P1:0xca	LSC_down_gr	8	0x20	RW	LSC_down_green_b4
	een_b4				
P1:0xcb	LSC_down_bl	8	0x20	RW	LSC_down_blue_b4
	ue_b4	ンス			

	PI.UXCD	ue_b4		UXZU	NVV	LSC_dOWII_blue_b4
	DNDD	VVC	n.			
C	Address	Name	Width	Default Value	R/W	Description
U	P0:0x80	DN_mode_en	8	0x87		<ul><li>[7:5] Reserved.</li><li>[4] zero weight mode</li><li>[3] share mode</li><li>[2] c weight adapt mode</li><li>[1] DN LSC mode</li><li>[0] DN b mode</li></ul>
	P0:0x81	DN_mode_rati o	8	0x22	RW	[0] DN b mode [7:6] bad ratio [5:4] C weight adaptive ratio [3:2] DN LSC ratio [1:0] DN b mode ratio
	P0:0x82	DN_bilat_b_b ase	7	0x15		[7] NA [6]DN inc or dec [5:0] DN B base
	P0:0x83	DN_bilat_n_b ase DN_C_weight	8	0x05		[7:4] Base noise level of each frame [3:0] base center pixel weight
	P0:0x84	DD_dark_brig ht_TH	4	0xe5		[7:4] DD dark threshold [3:0] DD bright threshold
C	P0:0x85	DD_flat_TH	6	0x86	RW	[7:4] DD_TH -1 [3:0] DD_TH -2
	P0:0x86	DD_limit DD_ratio	6	0xf2		[7:4] DD_limit [3:2] NA [1:0] DD_ratio
	P0:0x87	DN_b_in_dark 1	6	0xca		[7] DN B in dark enable [6] DD select weight [5:4] NA

GC0329 DataSheet 23 / 37



					[3:0] DD mm TH
P0:0x88	DN_b_in_dark	8	0xff	RW	[7:4] DN b in dark threshold
	2				[3:0] DN b in dark slope
P0:0x89	DN_BCR_mod	2	0x00	RW	[1:0] DN BCR mode
	e				

### **INTPEE**

	е				
INTPEE					
Address	Name	Width	Default Value	R/W	Description
P0:0x90	EEINTP mode	8	0xac	RW	[7] edge1 mode
	1				[6] HP3 mode
	MNM	7			[5] edge2 mode
1	111				[4] NA
M = 1					[3] LP interpolation enable
HIP'					[2] LP edge enable
					[1:0] LP edge mode
P0:0x91	EEINTP mode	8	0x00		[7] HP mode
	2				[5] only 2 direction
					[4] fixed direction threshold
					[3] defect map
					[2] edge direction
					[1] BCR EEINTP mode1
					[0] BCR EEINTP mode2
P0:0x92	Direction TH1	6	0x05		[7:6] NA
			0.00		Lower Criteria for direction detection
P0:0x93	Direction TH2	6	0x3f		[7:6] NA
DO 0 04	D:66 1 11 / TT T		0.05		Upper Criteria for direction detection
P0:0x94	Diff_HV_TI_T	8	0x05	RW	[7:4] Diff_HV_TI_TH
	H Discontinuo disc				[3:0] Direction diff TH
	Direction diff		) /		
D0.0.0F	TH Street	0	0.45	DW	[7.4] advat affect
P0:0x95	Edge1 effect	8	0x45		[7:4] edge1 effect
. 1	Edge2 effect				[3:0] edge2 effect
D010706	Edgo pos rati	8	0x88	RW	Controlled by user or ASDE  [7:4] positive edge ratio , 1.3bits
P0:0x96	Edge_pos_rati	0	UXOO	KVV	[3:0] negative edge ratio , 1.3bits
Jan.	U Edgo pog rati				[5.0] negative edge ratio , 1.5bits
	Edge_neg_rati				
P0:0x97	Edge1_max	8	0x81	RW	[7:4] edge1 max
0.0837	Edge1_min	J	0,01	IXVV	[3:0] edge1 min
P0:0x98	Edge2_max	8	0x81	R/V/	[7:4] edge2 max
1 0.0830	Lugez_IIIax	U	OVOI	1///	[/. I] edgez Illax

GC0329 DataSheet 24 / 37



	Edge2_min				[3:0] edge2 min
P0:0x99	Edge1_th	8	0x22	RW	[7:4] edge1 threshold
	Edge2_th				[3:0] edge2 threshold
P0:0x9a	Edge_pos_ma	8	0xff	RW	[7:4] positive edge max
	x				[3:0] negative edge max
	Edge_neg_ma				
	×				

### CC

Address	Name	Width	Default	R/W	Description
	.10		Value		
P0:0xb3	CC Matrix C11	8	0x45	RW	R channel coefficient 1, S1.6
P0:0xb4	CC Matrix C12	. 8	0x00	RW	G channel coefficient 1, S1.6
P0:0xb5	CC Matrix C13	8	0x00	RW	B channel coefficient 1, S1.6
P0:0xb6	CC Matrix C21	8	0x00	RW	R channel coefficient 2, S1.6
P0:0xb7	CC Matrix C22	. 8	0x45	RW	G channel coefficient 2, S1.6
P0:0xb8	CC Matrix C23	8	0xf0	RW	B channel coefficient 2, S1.6
P0:0xbc	CC Matrix C41	5	0x00	RW	R channel offset coefficient, S4
P0:0xbd	CC Matrix C42	. 5	0x00	RW	G channel offset coefficient, S4
P0:0xbe	CC Matrix C43	5	0x00	RW	B channel offset coefficient, S4

### **RGB GAMMA**

Address	Name	Width	Default	R/W	Description
			Value		
P0:0xbf	Gamma_0	8	0x10	RW	Each out value of knee_i.
					Knee0=0
P0:0xc0	Gamma_1	8	0x20	RW	Knee1=8
P0:0xc1	Gamma_2	8	0x38	RW	Knee2=16
P0:0xc2	Gamma_3	8	0x4E	RW	Knee3=24
P0:0xc3	Gamma_4	8	0x63	RW	Knee4=32
P0:0xc4	Gamma_5	8	0x76	RW	Knee5=40
P0:0xc5	Gamma_6	8	0x87	RW	Knee6=48
P0:0xc6	Gamma_7	8	0xa2	RW	Knee7=64
P0:0xc7	Gamma_8	8	0xb8	RW	Knee8=80
P0:0xc8	Gamma_9	8	0xca	RW	Knee9=96
P0:0xc9	Gamma_10	8	0xd8	RW	Knee10=112
P0:0xca	Gamma_11	8	0xe3	RW	Knee11=128
P0:0xcb	Gamma_12	8	0xe9	RW	Knee12=144
P0:0xcc	Gamma_13	8	0xf0	RW	Knee13 =160
P0:0xcd	Gamma_14	8	0xf8	RW	Knee14 = 192

GC0329 DataSheet 25 / 37



P0:0xce	Gamma_15	8	0xfd	RW	Knee15 = 224
P0:0xcf	Gamma_16	8	0xff	RW	Knee16 = 256

### Y GAMMA

Address	Name	Width	Default	R/W	Description
			Value	.,	
P0:0x63	Y_Gamma_0	8	0x00	RW	Knee0=0
P0:0x64	Y_Gamma_1	8	0x10	RW	Knee1=8
P0:0x65	Y_Gamma_2	8	0x1c	RW	Knee2=16
P0:0x66	Y_Gamma_3	8	0x30	RW	Knee3=32
P0:0x67	Y_Gamma_4	8	0x43	RW	Knee4=48
P0:0x68	Y_Gamma_5	8	0x54	RW	Knee5=64
P0:0x69	Y_Gamma_6	8	0x65	RW	Knee6=80
P0:0x6a	Y_Gamma_7	8	0x75	RW	Knee7=96
P0:0x6b	Y_Gamma_8	8	0x93	RW	Knee8=128
P0:0x6c	Y_Gamma_9	8	0xb0	RW	Knee9=160
P0:0x6d	Y_Gamma_10	8	0xcb	RW	Knee10=192
P0:0x6e	Y_Gamma_11	8	0xe6	RW	Knee11=224
P0:0x6f	Y_Gamma_12	8	0xff	RW	Knee12=255

### **YCP**

Address	Name	Width	Default	R/W	Description
			Value	,	
P0:0xd0	Global	8	0x40	RW	Global saturation, controlled by ASDE
	saturation				& CC_STA_AWB
P0:0xd1	saturation_Cb	8	0x40	RW	Cb saturation
					3.5bits, 0x20=1.0
P0:0xd2	saturation_Cr	8	0x40	RW	Cr saturation
	10				3.5bits, 0x20=1.0
P0:0xd3	luma_contrast	8	0x40	RW	Luma_contrast, can be adjusted via
	$V \times V \times V$				contrast center
					2.6bits, 0x40=1.0
P0:0xd4	Contrast	8	0x80	RW	Contrast center value
	center				
P0:0xd5	Luma_offset	8	0x00	RW	Add offset on luma value. S7.
P0:0xd6	skin_Cb_cente	8	0xe8	RW	Cb criteria for skin detection.
	r				
P0:0xd7	skin_Cr_cente	4	0x18	RW	Cr criteria for skin detection.
	r				

GC0329 DataSheet 26 / 37



P0:0xd8	Skin radius	8	0x28	RW	Defines skin range
	square				
P0:0xd9	Skin	8	0xe3	RW	[7:4] skin brightness high threshold
	brightness				[3:0] skin brightness low threshold
	THD				
P0:0xda	Fixed_Cb	8	0x00	RW	Fixed Cb value to achieve special
					effect
P0:0xdb	Fixed_Cr	8	0x00	RW	Fixed Cr value to achieve special
					effect
P0:0xdd	Edge mode	8	0xb8	RW	[7:0] Reserved.
P0:0xde	auto-gray	6	0x36	RW	[5:4] provide 4 modes to decrease
	mode				saturation
	Sa_autogray				[3:0] sa_autogray, proposed gray
					slope in Cb, Cr domain
P0:0xdf	Saturation_su	8		RO	Chroma offset in low light
	b_strength				
P0:0xed	YCP_Sat_dec_	1	0x00	RW	YCP_Sat_dec_en
	en				
P0:0xee	YCP_Sat_dec_	8	0x20	RW	YCP_Sat_dec_slope
	slope				
P0:0xef	YCP_Sat_dec_	8	0x30	RW	YCP_Sat_dec_start
	start				
ABS					CMI
Address	Name	Width	Default	R/W	Description

### **ABS**

Address	Name	Width	Default	R/W	Description
			Value		
P1:0x9a	ABS_range_co	7	0x03	RW	[7:4] X4+3, add "more range" to
	mpesate				enlarge more stretch
	ABS_skip_fra		) /		[3] NA
	me	-			[2:0] Set number of frames to be
		2			skipped in ABS adjustment
P1:0x9b	ABS_stop_ma	4	0x02	RW	[7:4] NA
	rgin				[3:0] margin for ABS to stop
					adjustment
P1:0x9c	Y_S_compens	8	0x01	RW	[7:4] Y stretch compensate
	ate				[3:0] manual ABS slope adjustment,
	ABS_manual_				default 0
	K				
P1:0x9d	Y_stretch_limi	8	0x20	RW	[7:0] Y stretch limit
	t				

GC0329 DataSheet 27 / 37



Address	Name	Width	Default R/W	Description
AEC				
				less than Y_tilt, 2.6bits
P1:0x9f	Y_stretch_K	8		[7:0] the slope ABS calculated for Y
				than it
P1:0x9e	Y_tilt	8	RO	[7:0] the corner point, stretch Y if less

### **AEC**

			ı		
Address	Name	Width		R/W	Description
			Value		
P1:0x10	AEC_mode1	8	0x40	RW	[7] Reserved.
		$\mathcal{J}\mathcal{K}$			[6] measure point
					[5] exp mode
	$\mathcal{A} \mathcal{A} \mathcal{O}$				[4:3] NA
					[2] AEC gain mode
77	*				[1:0] skip mode
P1:0x11	AEC_mode2	8	0x21	RW	[7] fix target
					[6:4] AEC take action every N frame
					[3:2] close frame number to eliminate
					bad frame
					[1] change exposure gain mode
					[0] dead zone mode
P1:0x12	AEC_mode3	8	0x20	RW	[7] map measure point
					[6:4] center weight mode
					[3:2] skin weight mode
					[1:0] Reserved.
P1:0x13	AEC_target_Y	8	0x48	RW	expected luminance value
	_start				
P1:0x14	Y_average	8			Current frame luminance average
P1:0x15	AEC_high_low	8	0xf2	RW	[7:4] x16, count limit for high
	_range				luminance pixels
	4.0		21		[3:0] x4, count limit for low luminance
					pixels
P1:0x17	AEC_ignore	5	0x18	RW	[7] AEC ignore enable
	NV.				[6:5] AEC ignore select mode
177					[4] Reserved.
					[3:0] AEC ignore number
P1:0x1a	AEC_slow_ma	7	0x91	RW	[7:4] AEC slow margin
	rgin				[3] NA
	AEC_slow_spe				[2:0] AEC slow speed
D4 0 41	ed		0.00	D) 4 /	[7,4],450 f
P1:0x1b	AEC_fast_mar	7	0x96	KW	[7:4] AEC fast margin, X4
	gin				[3] NA

GC0329 DataSheet 28 / 37



	AEC_fast_spe				[2:0] AEC fast speed
	ed				
P1:0x1c	AEC_exp_cha	8	0x96	RW	Gain change criteria, float 1.7, default
	nge_gain_rati				use 1.2x
	О				
P1:0x1d	AEC_step2	8	0x01	RW	Reserved.
P1:0x1e	AEC_I_frames	6	0x33	RW	[7:6] NA
	AEC_D_ratio				[5:4] Y difference selection mode
					[3:0] differential coefficient in AEC
				V	control algorithm
P1:0x1f	AEC_I_stop_L	7	0x07	RW	[7] NA
	_margin				[6:0] x2, Will be used as AEC
	OVV	9			convergence margin when
					P0:0xd1[0]=0
P1:0x20	AEC_I_stop_	8	0x41	RW	[7:4] AEC adjust stop margin
	margin				[3:0] integration coefficient
	AEC_I_ratio				
P1:0x21	AEC_max_pos	8	0xc0	RW	The max post-gain AEC can output.
	e_dg_gain				
P1:0x22	AEC_max_pre	8	0x60	RW	The max pre-gain AEC can output.
	_dg_gain				
P1:0x29	AEC_anti_flick	4	0x00	RW	Anti-flicker step
	er_step[11:8]				
P1:0x2a	AEC_anti_flick	8	0x96	RW	
	er_step[7:0]				
P1:0x2b	AEC_exp_leve	4	0x02	RW	Exposure level 0
	I_0[11:8]				
P1:0x2c	AEC_exp_leve	8	0x58	RW	
	I_0[7:0]				
P1:0x2d	AEC_exp_leve	4	0x03	RW	Exposure level 1
	L_1[11:8]	$\Box$	2		
P1:0x2e	AEC_exp_leve	8	0x84	RW	
1	L_1[7:0]				
P1:0x2f	AEC_exp_leve	4	0x07	RW	Exposure level 2
	<u> </u> 2[11:8]				
P1:0x30	AEC_exp_leve	8	0x08	RW	
<b>3</b> ,-	I_2[7:0]				
P1:0x31	AEC_exp_leve	4	0x0d	RW	Exposure level 3
	l_3[11:8]				
P1:0x32	AEC_exp_leve	8	0x7a	RW	
	I_3[7:0]				
P1:0x33	AEC_max_exp	6	0x20	RW	[5:4]Max level setting

GC0329 DataSheet 29 / 37



	_level				[3:0] exp_min[11:8]	
	AEC_exp_min					
	_l[11:8]					
P1:0x34	AEC_exp_min	8	0x04	RW	exp_min[7:0]	
	_I[7:0]					

### **ASDE**

ASDE					
Address	Name	Width	Default	R/W	Description
			Value	)	
P1:0x18	AEC_luma_div	8	0x05	RW	[7:4] for AWB
	MNM	5			[3:0] for ASDE
P0:0x9c	ASDE_DN_b_s lope	4	0x06	RW	[3:0] ASDE_DN_b_slope
P0:0x9d	ASDE_DN_bila t b	6		RO	
P0:0x9e	ASDE_DN_n_s	8	0xea	RW	[7:4] ASDE_DN_n_slope
	lope				[3:0] ASDE_DN_c_slope
	ASDE_DN_c_s				
	lope				
P0:0x9f	ASDE_DN_bila	8		RO	
	t_n				
	ASDE_DN_C_				
	coeff[4:1]				
P0:0xa0	ASDE_DD_bri	8	0x5f	RW	[7:4] ASDE_DD_bright_th_slope
	ght_th_slope				[3:0] ASDE_DD_limit_slope
	ASDE_DD_limi				
	t_slope	0		700	
P0:0xa1	ASDE_DD_bri	8		RO	
	ght_th ASDE_DD_limi		27		
	#3DL_DD_IIIIII		111		
P0:0xa2	ASDE_EE1_eff	8	0x12	RW	[7:4] ASDE_EE1_effect_slope
OTOMAL	ect_slope		OXLL		[3:0] ASDE_EE2_effect_slope
DI	ASDE_EE2_eff				
	ect_slope				
P0:0xa3	ASDE_edge1_	8		RO	
	effect				
	ASDE_edge2_				
	effect				
P0:0xa4	ASDE_auto_s	8	0x10	RW	auto saturation decrease slope

GC0329 DataSheet 30 / 37



					<del>-</del>
	aturation_dec				
	_slope				
P0:0xa5	ASDE_auto_s	8	0x31	RW	[7:4] auto saturation low limit
	aturation_low				[3:0] sub saturation slope
	_limit				
	ASDE_sub_sat				
	uration_slope				
P0:0xa6	ASDE_DD_m	8		RO	
	m_TH				
	ASDE_DD_m			V)	<b>O</b> •
	m_TH_slop	112			
P0:0xa7	ASDE_low_lu	8	0x60	RW	ASDE low luminance value threshold
	ma_value_th	)			
P0:0xa8	ASDE_LSC_ga	8	0x80	RW	ASDE LSC gain decrease slope
	in_dec_slope				
P0:0xa9	ASDE_LSC_de	8		RO	
	c_value				
P1:0xe4	AEC_luma_val	8		RO	For ASDE statistics
	ue				

### **Measure Window**

Address	Name	Width	Default	R/W	Description
			Value		
P1:0x06	big_win_x0	8	0x08	RW	Window setting for AEC & AWB
P1:0x07	big_win_y0	8	0x06	RW	"UKIN"
P1:0x08	big_win_x1	8	0xa8	RW	
P1:0x09	big_win_y1	8	0xf4	RW	

### **AWB**

P1:0x09	big_win_y1	8	UXT4	RW			
AWB							
Address	Name	Width	Default Value	R/W	Description		
P1:0x50	AWB_RGB _high	8	0xf5		Defines the high RGB range of gray pixel to be selected		
	AWB_Y_to_C_ diff2	8	0x18	RW	Gray pixel criteria		
	AWB_Y_to_C_ diff2_big	8	0x10		Gray pixel criteria when big_C mode enable		
P1:0x53	AWB_C_inter	8	0x20	RW	Cr and Cb line 1		
P1:0x54	AWB_C_inter2	8	0x40	RW	Cr and Cb line 2		
P1:0x55	AWB_C_max	8	0x20	RW	Chroma limit		

GC0329 DataSheet 31 / 37



P1:0x56	AWB_C_max_	8	0x60	RW	Chroma limit when big_C mode
11.00.50	big	O	0,00	1244	enable
P1:0x57	AWB_Y_high	8	0xa0	RW	Give high luminance point more weight
P1:0x58	AWB_number limit	8	0xa0	RW	Number limit, X4
P1:0x59	AWB_adjust_ mode AWB_auto_wi	8	0x08	RW	[5:4] AWB adjust mode [3] AWB auto window [2] AWB sample location
	ndow Sel_point Skip_mode	R		V	[1:0] AWB skip mode
P1:0x5a	Light_gain_ra nge	4	0x30	RW	[7:4] NA [3:0]dark mode low luma range
P1:0x5b	move_TH move_number _limit	8	0x62	RW	[7:4] AWB move threshold [3:0] move number limit
P1:0x5c	show_and_m ode	8	0x34	RW	[7:0] Reserved.
P1:0x5d	adjust_speed adjust_margin	7	0x42	RW	[7] NA [6:4] AWB gain adjust speed [3:0] AWB margin
P1:0x5e	every_N light_temp_m ode	6	0x29	RW	[7:6] NA [5:4] AWB every N [3:2] Smooth mode     1 0: no smooth     0 1: FIR smooth [1] NA [0] using color temperature curve method
P1:0x5f	R_5k_gain	8	0x42	RW	R_5k gain
P1:0x60	B_5k_gain	8	0x43	RW	B_5k gain
P1:0x61	AWB_sinT	8	0xc2	RW	AWB sinT
P1:0x62	AWB_cosT	8	0xa8	RW	AWB cosT
P1:0x63	AWB_X1_cut	8	0x18	RW	Defines color temperature curve
P1:0x64	AWB_X2_cut	8	0x40	RW	range in Cb,Cr domain.
P1:0x65	AWB_Y1_cut	8	0xd0	RW	Float 2.6
P1:0x66	AWB_Y2_cut	8	0xf5	RW	
P1:0x67	AWB_R_gain_ limit	8	0x70	RW	channel gain limit for R, G, B. Float 2.6
P1:0x68	AWB_G_gain_ limit	8	0x58	RW	

GC0329 DataSheet 32 / 37




P1:0x69	AWB_B_gain_ limit	8	0x78	RW	
P1:0x6a	AWB_small_w in_width_step	8	0x4f	RW	When auto_awb_window is 0,can be write
P1:0x6b	AWB_small_w in_height_ste p	8	0x3a	RW	When auto_awb_window is 0,can be write
P1:0x6c	AWB_C_inter_ big	8	0x80	RW	AWB_C_inter_big
P1:0x6d	AWB_C_inter2 _big	8	0x00	RW	AWB_C_inter2_big
P1:0x6e	AWB_outdoor _mode	7/	0x00	RW	Reserved.
P1:0x70	AWB_C_numb er_limit	8	0x50	RW	AWB C number limit
P1:0x71	AWB_C_weigh t_mode	8	0x20	RW	Reserved.
P1:0x72	AWB_RGB_lo w	8	0x0a	RW	Defines the low RGB range of gray pixel to be selected
P1:0x73	AWB_uplow_l uma_value	8	0xe0	RW	When Luma level bigger than this , enlarge AWB_RGB_low as pixel Y low range limit
P1:0x7f	AWB_CT_cha nge_THD	6	0x20	RW	When yellow block than it should be adjust on time
P1:0x80	AWB_R_gain_ out_h_limit	8	0x50	RW	AWB outdoor R gain high limit
P1:0x81	AWB_G_gain_ out_h_limit	8	0x58	RW	AWB outdoor G gain high limit
P1:0x82	AWB_B_gain_ out_h_limit	8	0x46	RW	AWB outdoor B gain high limit
P1:0x83	AWB_R_gain_ out_l_limit	8	0x40	RW	AWB outdoor R gain low limit
P1:0x84	AWB_G_gain_ out_l_limit	8	0x40	RW	AWB outdoor G gain low limit
P1:0x85	AWB_B_gain_ out_l_limit	8	0x40	RW	AWB outdoor B gain low limit
P1:0x86	AWB_XR_cut	8	0x40	RW	Defines a larger color temperature
P1:0x87	AWB_XL_cut	8	0x7b	RW	curve range in Cb,Cr domain.
P1:0x88	AWB_YT_cut	8	0xfe		Float 2.6
P1:0x89	AWB_YB_cut	8	0xa0	RW	

GC0329 DataSheet 33 / 37



### One plus one mode

Address	Name	Width	Default	R/W	Description
			Value		
	Transmitter_fr eq_div	4	0x00	RW	[3:0] SPI transmitter freq div
P0:0xac	Pad_delay_cn t	8	0x20	RW	Delay of pad switch input/output
	Hsync_isp_width[9:8] High_speed_ mode Rec_regw_mode Rec_pos_sam ple Rec_enable	8 JR	0x00	S	[7:6] NA [5:4] Image width received [9:8] [3] High_speed_mode [2] the mode of generate regw Set 1 if receive dark data to support BLK [1] select the sample edge of SPI signal [0] SPI receiver enable
	Hsync_isp_wi dth[7:0]	8	0xf8	RW	Image width received [7:0]
	Hsync_delay_ cnt	8	0x40		Space between hsync_ad and hsync isp




GC0329 DataSheet 34 / 37



### 7. Pin Description

### 7.1 GC0329 CSP package Top view (unit:µm)



### 7.2 CSP ball description

	1	2	3	4	5
A	AVDD25	HSYNC	VSYNC	SBCL	D<7>
В	AVDD28	RESETB	SBDA	D<6>	D<5>
С	GND	POWERDOWN	D<2>	PCLK	D<4>
D	INCLK	D<0>	D<1>	D<3>	IOVDD

### 7.3 GC0329 chip pin description

Pin	Name	Pin Type	Description
A1	AVDD25	POWER	Internal analog voltage. Please connect 0.1µF or 0.47µF capacity to ground.
A2	HSYNC	Output	HSYNC output

GC0329 DataSheet 35 / 37




,				,
	<b>A3</b>	VSYNC	Output	VSYNC output
	<b>A4</b>	SBCL	Input	Two-wire serial bus, clock
	<b>A5</b>	D<7>	Output	YUV/RGB data output bit[7]
	B1	AVDD28	Power	Main power supply pin, typical 2.8V,
				Please connect 0.1µF or 0.47µF
				capacity to ground.
	B2	RESETB	Input	Chip reset control:
				0: chip reset
				1: normal work
	В3	SBDA	I/O	Two-wire serial bus, data
	B4	D<6>	Output	YUV/RGB data output bit[6]
	B5	D<5>	Output	YUV/RGB data output bit[5]
	C1	GND	Ground	Chip ground
	C2	POWERDOWN	Input	Sensor power down control:
CD				0: normal work
				1: standby
	<b>C3</b>	D<2>	Output	YUV/RGB data output bit[2]
	C4	PCLK	Output	Pixel clock output
	<b>C5</b>	D<4>	Output	YUV/RGB data output bit[4]
	D1	INCLK	Input	Main clock
	D2	D<0>	Output	YUV/RGB data output bit[0]
	D3	D<1>	Output	YUV/RGB data output bit[1]
	D4	D<3>	Output	YUV/RGB data output bit[3]
	D5	IOVDD	Power	Power Supply for I/O circuits,
				1.7~3.0V.
				Please connect 0.1µF or 0.47µF
				capacity to ground.
		1011	K	
		$\sim 1 \text{ V/} \sim 10^{-1}$		
_		VXI		
		MACO		
	HL			
U				

GC0329 DataSheet 36 / 37



### 7.4 CSP package mechanical drawing (unit: µm)



# GALAXYCORE CONFIDENTIAL

GC0329 DataSheet 37 / 37