



# based on ARM @ 32 bit Cortextm - M4 microcontroller with 16 K byte to 64 K byte flash,

## sLib,10a timer,1indivualADC,1indivualComparators,7communication interface

#### **Function**

#### kernel:ARM®32bitCortextm-M4 CPU

- Highest120 MHzoperating frequency, with a memory protection unit (
   MPU), built-in single-cycle multiplication and hardware division
- haveDSPInstruction Set

#### memory

- 16Kbyte to64KBytes of Flash Program/Data Memory
- 4Kbytes of system memory as a bootloader (Bootloader),
   can be configured as a general user program and data area at one time
- sLib: Set the specified main storage area as the execution code security
   library area, the code in this area can only be called but not read
- 8 Kbyte to16KbyteSRAM CRC

### computing unit

- Reset and Power Management
  - 2.4to3.6volt power supply andI/Opin
  - Power-on/Power-off reset (POR/PDR)
  - Programmable Voltage Monitor (PVD)
  - Low Power Modes: Sleep, Shutdown, Standby,4indivualWKUP Pin to wake up from standby mode
  - support5indivual32bit backing register clock
- management
  - 4to25 MHzcrystal oscillator
  - Built-in factory-tuned48 MHz RCoscillator (25°Creach1 %precision,-40°Cto +105°Creach2 % precision)
  - PLLsFlexible configuration31to500multiplier and1to15Frequency division factor
  - Built-in with calibration40 kHz RCoscillator
  - with calibration function32 kHzcrystal

### - oscillator up to39a quickI/O

- All can be mapped to external interrupt
- Almost allI/OTolerable5VInput voltage
- all fastI/O, register access speed is the highestfahb
- 5aisleDMAcontroller
- 1indivual12bit2 MSPS A/Dconverter, up to15external input channels
- 1a comparator with5external input channels and1internal reference voltage

## up to10timer

- 1indivual16bit7Channel Advanced Timer, with6aislePWMoutput with deadband control and emergency stop
- up to5indivual16bit timers, each with up to4one for input capture/output compare/PWMor pulse counting channels and incremental encoder inputs
- 1indivual16bit basic timer
- 2Watchdog timers (independent and windowed)
- System tick timer:twenty fourbit down counter
- ERTC: EnhancedRTC, with alarm clock, sub-second resolution, and hardware calendar
- up to7communication interface
  - 2indivualI2Cinterface (supportSMBus/PMBus)
  - 2indivualUSARTinterface; supports master synchronizationSPI and modem control; withISO7816interface,LIN,IrDAability
  - 2indivualSPIinterface(50Mbit/s),2can be reused as I<sub>2</sub>S interface
  - infrared emitter
- Serial Wire Debug (SWD)interface
- 96bit chip unique code (UID)
- temperature range:-40to +105°C
- encapsulation
  - LQFP48 7 x 7mm
  - LQFP32 7 x 7mm
  - QFN32 5 x 5mm
  - QFN32 4 x 4mm
  - QFN28 4 x 4mm
  - TSSOP20 6.5 x 4.4mm

#### surface1.selection list

flash memory	model
CAICLE	AT32F421C8T7, AT32F421K8T7,
64Kbyte	AT32F421K8U7, AT32F421K8U7-4, AT32F421G8U7, AT32F421F8P7
	AT32F421C6T7, AT32F421K6T7,
32Kbyte	AT32F421K6U7, AT32F421K6U7-4, AT32F421G6U7, AT32F421F6P7
	AT32F421C4T7, AT32F421K4T7,
16Kbyte	AT32F421K4U7, AT32F421K4U7-4, AT32F421G4U7, AT32F421F4P7



### Table of contents

•	cifications	
Func	ctional Overview	13
3.1 A	ARM®Cortextm-M4,WithDSPinstruction	13
3.2	memory	13
	3.2.1Flash memory	13
	3.2.2Memory Protection Unit (MPU)	13
	3.2.3built-inSRAM	13
3.3	Cyclic Redundancy Check (CRC) Calculation unit	13
3.4	Interrupts and Events	14
	3.4.1Nested Vectored Interrupt Controller (NVIC)	14
	3.4.2External Interrupt/Event Controller (EXTI)	14
3.5	Clock and Boot	14
3.6	boot mode	15
3.7	Power Management	16
	3.7.1Power supply scheme	16
	3.7.2Power Monitor	16
	3.7.3Regulator	16
	3.7.4Low Power Mode	16
3.8	Direct Memory Access Controller (DMA)	17
3.9	Enhanced Real Time Clock (ERTC) and after backup registers	17
3.10 <sup>-</sup>	Timers and Watchdog	18
	3.10.1Advanced Timer (TMR1)	18
	3.10.2General purpose timer (TMR3,TMR14,TMR15,TMR16,andTMR17)	18
	3.10.3Basic Timer (TMR6)	19
	3.10.4Independent Watchdog (IWDG)	19
	3.10.5window watchdog (WWDG)	19



		5.10.65yStern rick rimer (5ySTick)	19
	3.11	Inter-IC bus (I2C)	20
	3.12U	niversal Synchronous/Asynchronous Transceiver (USART)	20
	3.135	erial Peripheral Interface (SPI)/internal integrated audio interface (I2S)	
	3.14	Infrared Emitter (IR)	20
	3.15	GPIO (GPIOs)	20
	3.16A	nalog/Digital Converter (ADC)	twenty one
		3.16.1Temperature Sensor	twenty one
		3.16.2internal reference voltage (VREFINT)	twenty one
	3.170	Comparators(COMP)	twenty one
	3.18S	erial Wire Debug Port (SW-DP)	twenty one
4	Pin d	lefinition	twenty two
5	men	nory map	twenty two
6	Elect	rical Characteristics	29
	6.1	Test Conditions	29
		6.1.1Minimum and maximum values	29
		6.1.2Typical values	29
		6.1.3Typical Curve	29
		6.1.4Load Capacitance	29
		6.1.5Pin Input Voltage	29
		6.1.6Power supply scheme	30
		6.1.7Current Consumption Measurement	30
	6.2	Absolute Maximum Ratings	
	6.3	working conditions	32
		6.3.1General working conditions	32
		6.3.2Operating Conditions During Power-Up and Power-Down	32
		6.3.3Built-in reset and power control block features	33
		6.3.4Built-in voltage reference	34



	6.3.5Supply Current Characteristics	35
	6.3.6External Clock Source Characteristics	42
	6.3.7Internal Clock Source Characteristics	46
	6.3.8Low Power Mode Wake Up Time	47
	6.3.9 PLLscharacteristic	48
	6.3.10Memory Features	48
	6.3.11 EMCcharacteristic	49
	6.3.12Electrical Sensitivity	50
	6.3.13 GPIOscharacteristic	51
	6.3.14 NRSTsPin Characteristics	54
	6.3.15 TMRsTimer Features	54
	6.3.16Communication Interface	55
	6.3.17 12bitADCcharacteristic	59
	6.3.18Comparator Characteristics	63
	6.3.19Temperature Sensor Characteristics	64
7	Package Features	65
	7.1 LQFP48 – 7 x 7 mmEncapsulated data	65
	7.2 LQFP32 – 7 x 7 mmEncapsulated data	67
	7.3 QFN32 – 5 x 5 mmEncapsulated data	69
	7.4 QFN32 – 4 x 4 mmEncapsulated data	71
	7.5 QFN28 – 4 x 4 mmEncapsulated data	73
	7.6 TSSOP20 – 6.5 x 4.4 mmEncapsulated data	75
	7.7 Thermal Characteristics	77
8	Ordering code	78
9	Version History	79
_		



### table directory

surface1.Selection list	1
surface2. AT32F421Family Device Features and Configurations	11
surface3.boot loader (Bootloader) of the pin configuration	15
surface4.Timer Function Comparison	18
surface5. AT32F421Serial pin definition	25
surface6.Voltage characteristics	31
surface7.Current Characteristics	31
surface8.Temperature Characteristics	31
surface9.General working conditions	32
surface10.Operating Conditions During Power-Up and Power-Down	32
surface11.Embedded Reset and Power Control Block Features	33
surface12.Programmable Voltage Detector Features	34
surface13.Built-in voltage reference	34
surface14.Typical Current Consumption in Run Mode	35
surface15.Typical Current Consumption in Sleep Mode	36
surface16.Maximum current draw in run mode	.37
surface17.Maximum Current Consumption in Sleep Mode	38
surface18.Typical and Maximum Current Consumption in Shutdown and Standby Modes	38
surface19.Current Consumption of Built-in Peripherals	41
surface20.High-Speed External User Clock Characteristics	42
surfacetwenty one.Low-Speed External User Clock Characteristics	43
surface22. HSE 4~25 MHzOscillator Characteristics	44
surface23. LSEOscillator Characteristics (flse= 32.768 kHz)	45
surface24. HSIOscillator Characteristics	46
surface25.LSIOscillator Characteristics	46
surface26.Wake-up time from low-power modes	47
surface27. PLLscharacteristic	48
surface28.Flash Memory Features	48
surface29.Flash Memory Lifetime and Data Retention	48
surface30.EMScharacteristic	49



surface31. ESDAbsolute Maximum	50
surface32.Electrical Sensitivity	50
surface33. I/OStatic Features	51
surface34.Output Voltage Characteristics	52
surface35.Input AC Characteristics	53
surface36. NRSTPin Characteristics	54
surface37. TMRxcharacteristic	54
surface38. SPIcharacteristic	55
surface39.I2Scharacteristic	57
surface40. ADCscharacteristic	59
surface41. fadc= 14 MHzwhen the maximumRain	60
surface42. fadc= 28 MHzwhen the maximumRain	60
surface43. ADCsAccuracy	61
surface44.Comparator Characteristics	63
surface45.Temperature Sensor Characteristics	64
surface46. LQFP48 – 7 x 7 mm 48Leaded Thin Quad Flatpack Mechanical Data	66
surface47. LQFP32 – 7 x 7 mm 32Leaded Thin Quad Flatpack Mechanical Data	68
surface48. QFN32 – 5 x 5 mm 32Leaded Quad Flat No Leads Package Mechanical Data	70
surface49. QFN32 – 4 x 4 mm 32Leaded Quad Flat No Leads Package Mechanical Data	72
surface50. QFN28 – 4 x 4 mm 28Leaded Quad Flat No Leads Package Mechanical Data	74
surface51. TSSOP20 – 6.5 x 4.4 mm 20Lead Thin Shrink Small Outline Package Mechanical Data	
surface52.Package Thermal Characteristics	77
surface53. AT32F421Serial Ordering Code Information Diagram	78
surface54.Documentation Version History	79



### Figure catalog

picture1. AT32F421Series functional block diagram	12
picture2.Clock tree	15
picture3. AT32F421seriesLQFP48Pinout	twenty two
picture4. AT32F421seriesLQFP32Pinout	twenty two
picture5. AT32F421seriesQFN32Pinout	twenty three
picture6. AT32F421seriesQFN28Pinout	twenty three
picture7. AT32F421seriesTSSOP20Pinout	twenty four
picture8.Memory Map	28
picture9.Pin Load Conditions	29
picture10.Pin Input Voltage	29
picture11.Power supply scheme	30
picture12.Current Consumption Measurement Scheme	30
picture13.Waveform diagram of power-on reset and brown-out reset	33
picture14.When the regulator is in run mode, the typical current consumption in stop mode varies betweenVɒɒComparison of	time and temperature39
picture 15. When the regulator is in low-power mode, the typical current consumption in shutdown mode varies between Voo Comparison o	f time and temperature39
picture16.Typical current consumption in standby mode at differentVppTime vs. Temperature	40
picture17.AC Timing Diagram for External High Speed Clock Source	42
picture18.AC Timing Diagram for External Low Speed Clock Source	43
picture19.use8MHzTypical Applications of Crystals	44
picture20.use32.768 kHzTypical Applications of Crystals	45
picture21. HSIOscillator Accuracy vs. Temperature	46
picturetwenty two.suggestedNRSTPin Protection	54
picture23. SPITiming Diagram – Slave Mode andCPHA = 0	56
picture24. SPITiming Diagram – Slave Mode andCPHA = 1	56
picture25. SPITiming Diagram – Master Mode	56
picture26.I <sub>2</sub> SSlave Mode Timing Diagram (Philipsprotocol)	57
picture27.I <sub>2</sub> SMaster Mode Timing Diagram (Philipsprotocol)	58
picture28. ADCsAccuracy Characteristics	61
picture29.useADCTypical Connection Diagram	62
picture30.Comparator Hysteresis Diagram	63



picture31.V <sub>SENSE</sub> Ideal Curve vs. Temperature64
picture32. LQFP48 – 7 x 7 mm 48Leaded Thin Quad Flatpack Drawing65
picture33. LQFP48 – 7 x 7 mmMarking (Package Top View)66
picture34. LQFP32 – 7 x 7 mm 32Leaded Thin Quad Flatpack Drawing67
picture35. LQFP32 – 7 x 7 mmMarking (Package Top View)68
picture36. QFN32 – 5 x 5 mm 32Pinned Quad Flat No Leads Package Drawing69
picture37. QFN32 – 5 x 5 mmMarking (Package Top View)70
picture38. QFN32 – 4 x 4 mm 32Pinned Quad Flat No Leads Package Drawing71
picture39. QFN32 – 4 x 4mmMarking (Package Top View)72
picture40. QFN28 – 4 x 4 mm 28Pinned Quad Flat No Leads Package Drawing73
picture41. QFN28 – 4 x 4mmMarking (Package Top View)74
picture42. TSSOP20 – 6.5 x 4.4 mm 20Pin thin and compact small size package diagram75
picture43. TSSOP20 – 6.5 x 4.4 mmMarking (Package Top View)76



## 1 introduce

This article givesAT32F421series ordering information and device mechanical characteristics.

AT32F421series data sheet, must be combined with <u>AT32F421Series Reference Manual</u> read together. Information on programming, erasing, and protecting Flash memory is also available at <u>AT32F421Series Reference Manual</u> obtained from.

relatedCortextm-M4For core information, please refer toCortex-M4Technical Reference Manual, available at <a href="ARMcompany website">ARMcompany website</a> download: <a href="http://infocenter.arm.com">http://infocenter.arm.com</a>



# 2 Specifications

AT32F421series microcontrollers using high-performanceARM®Cortextm-M4 32bitRISCcore, operating at a maximum frequency of 120 MHz, Cortextm-M4The kernel has a set of DSP instructions and a Memory Protection Unit (MPU).

AT32F421series built-in high-speed embedded memory (up to64Kbytes of flash memory and16KbyteSRAM), the rich enhancementI/O port and connect to twoAPB peripherals on the bus. The built-in memory can set any range of program area subject tosLibprotection, and become a safe library area for executing code.

Device contains1indivual12bitADC,1an analog comparator,5general16bit timer, and1advanced timers, also includes standard and advanced communication interfaces: up to2indivualI2Cinterface,2indivualSPIinterface (multiplexed asI2Sinterface),2indivualUSARTinterface, and1an infrared emitter.

AT32F421series work on-40°Cto +105°Ctemperature range, supply voltage2.4Vto3.6V, power saving mode guarantees low power consumption application requirements.



AT32F421family of microcontroller offerings including from20foot to48feet6Different packaging forms; according to different packaging forms, its members are completely compatible pin-to-pin, software and function are also compatible, only the peripheral configuration in the device is not the same. A basic introduction of all peripherals in this series is given below.

surface2. AT32F421Family Device Features and Configurations


model		AT32	2F421>	хР7	AT32F421xxU7			AT32F421xxU7-4			AT32F421xxU7			AT32F421xxT7			AT32F421xxT7			
	model	F4	F6	F8	G4	G6	G8	K4	К6	К8	K4	К6	К8	K4	К6	К8	C4	C6	<b>C8</b>	
	frequency(MHz)		120																	
	Flash (Kbyte)	16	32	64	16	32	64	16	32	64	16	32	64	16	32	64	16	32	64	
	SRAM(Kbyte)	8	16	16	8	16	16	8	16	16	8	16	16	8	16	16	8	16	16	
	advanced		1			1			1			1			1			1		
	16bit generic		5			5			5			5			5			5		
	basic		1			1			1			1			1			1		
timer	SysTick		1			1			1			1			1		1			
7	IWDG		1			1			1		1				1		1			
	WWDG		1			1			1			1			1			1		
	ERTC		1		1				1			1			1			1		
face	I <sub>2</sub> C	2			2			2			2			2			2			
Communication Interface	SPI/I <sub>2</sub> S	1/1(1)			2/2			2/2			2/2			2/2			2/2			
Communik	USART+UART	1+1(2)			2+0			2+0			2+0			2+0			2+0			
	infrared emitter	1			1			1			1			1			1			
	12bitADCconverter/		1			1			1			1			1			1		
simulation	Number of external channels		9		10				11			11			10			15		
	Comparators		1			1			1		1			1			1			
	GPIOs	15			twenty three			27			27			25		39				
	Operating temperature								- 40°Cto			+105°C								
	Package form		SOP2 x 4.4 n	_		QFN28 x 4 mr			QFN32 4 x 4 mm			QFN32 5 x 5mm			LQFP32 7 x 7 mm			LQFP48 7 x 7 mm		

 $\ \ (1) exist TSSOP 20 on the package only support SPI1.$ 

(2) exist TSSOP 20 on the package USART2 All pins are reserved; USART1 only TX and RX feet, so only UART use.



#### picture1. AT32F421Series functional block diagram





## 3 Functional Overview

# 3.1 ARM®Cortextm-M4,WithDSPinstruction

ARM Cortexm-M4is the latest generation of embeddedARMprocessor, which implementsMCUThe need to provide a low-cost platform, reduced pin count, reduced system power consumption, while providing excellent computing performance and advanced interrupt system response.

ARM Cortextm-M4The processor is a32bitRISCprocessor, with excellent code efficiency, employs the usual8bit and16bit device memory space to playARM®High performance of the kernel.

The processor supports a set of DSP instructions that enable efficient signal processing and complex algorithm execution.

AT32F421series and allARMTools and software are compatible.

picture 1 is the functional block diagram of this series of products.

Note: Cortextm-M4kernel withCortextm-M3The kernel is binary compatible.

## 3.2 memory

# 3.2.1flash memory

Built-in Gundam64KBytes of flash memory for storing programs and data. The built-in memory can specify any range of program area to best.ib Protection, it becomes a safe library area that can only execute code that cannot be read.sLibIt is designed based on protecting the code security of the solution provider and taking into account the convenience of its customers for secondary development.

on-chip otherwise4Kbytes of system memory, the bootloader (Bootloader) are stored in it. If the user does not need to use the boot loader, the system memory can be configured as a general user program and data area at one time.

# 3.2.2Memory Protection Unit (MPU)

Memory Protection Unit (MPU) for managementCPUAccess to memory that prevents one task from accidentally corrupting memory or resources used by another active task. This store is organized as a maximum of8protected areas, which in turn can be subdivided into up to8a sub-area. The size of the protected area can be32bytes to the entire4Gbyte.

If there is some critical or critical code in the application that must be protected from erroneous behavior by other tasks, thenMPUEspecially useful. it usually consists of RTOS(real-time operating system) management. If the program accesses a memory location that is MPUprohibited, then RTOSIt can be detected and acted upon. exist RTOSIn the environment, the kernel can be dynamically updated based on the executing process MPUzone settings.

MPUis optional and can be bypassed if not required by the application.

## 3.2.3built-inSRAM

Gundam16Kbyte embeddedSRAM,CPUCan be accessed (read/write) with zero wait cycles.

# 3.3 Cyclic Redundancy Check (CRC) computing unit

CRC(cyclic redundancy check) calculation unit using a fixed polynomial generator from a32bit data word to generate aCRC code. In many applications, based on CRCThe technique is used to verify the consistency of data transmission or storage. according to EN/IEC60335-1 These techniques provide a means of detecting errors in flash memory as specified in the standard. CRCComputational units help to calculate the software's signature during runtime and compare this signature with a reference signature generated at link time and stored in a given memory unit.



## 3.4 Interrupts and events

## 3.4.1Nested Vectored Interrupt Controller (NVIC)

AT32F421The series products have built-in nested vector interrupt controller, which can manage16priority, processingCortextm-M4most cores28 maskable interrupt channels and16interrupt line.

- Tightly coupledNVICCan achieve low-latency interrupt response processing
- interrupt vector entry address directly into the kernel
- Tightly coupledNVICinterface
- Allows early handling of interrupts
- Handle late arriving higher priority interrupts
- Support interrupt tail link function
- Automatically save processor state
- Automatic recovery on return from interrupt without additional instruction overhead

This module provides flexible interrupt management functions with minimal interrupt latency.

### 3.4.2External Interrupt/Event Controller (EXTI)

The external interrupt/event controller contains 20An edge detector for generating interrupt/event requests. Each interrupt line can independently configure its trigger event (rising edge trigger, falling edge trigger, or both edge triggers), and can be masked individually; there is a pending register to maintain the status of all interrupt requests. EXTIcan detect pulse widths smaller than the internal AHB the clock cycle. The external interrupt line has a maximum of 16 root, available from as many as 39 generall/Oport to select the connection.


## 3.5 clock and start

The selection of the system clock is performed at startup, and the internal48MHzofRCoscillator(HSI)through6After frequency division (8 MHz) was selected as the defaultCPUclock, followed by an optional external, fail-safe4~25MHzclock(HSE);When the external clock failure is detected, it will be isolated and the system will automatically switch to the internalRCoscillator(HSI), if the interrupt is enabled, the software can receive the corresponding interrupt. Likewise, when required, the PLLsClock complete interrupt management (eg when an indirectly used external oscillator fails).

Multiple prescalers are used to configureAHBFrequency of,APB(APB1andAPB2)area.AHBandAPBThe highest frequency of120 MHz. refer to *picture2*The clock driver block diagram.



#### picture2.clock tree



# 3.6 boot mode

At startup, passBOOT0pin and user select bytenBOOT1Bit settings can select one of three boot modes:

- boot from user flash memory;
- boot from system memory;
- from the insideSRAMstart up.

boot loader (Bootloader) are stored in the system memory and can be accessed by USART1 or USART2Reprogram the flash memory. surface 3 Provides a bootloader (Bootloader) right AT32F421 pin configuration.

## surface3.boot loader (Bootloader) of the pin configuration

peripherals	Corresponding pin								
LICADT1	PA9:USART1_TX								
USART1	PA10:USART1_RX								
USART2	PA2:USART2_TX								
USARIZ	PA3:USART2_RX								



## 3.7 power management

### 3.7.1Power supply scheme

- VDD= 2.4~3.6V:passVDDPin isI/Opin,ERTC,external32 kHzOscillator, backup registers, and internal voltage regulator.
- VDDA= 2.4~3.6V:passVDDAPin isA/Dconverter andCOMPComparator power supply.VDDAandVssamust be connected toV

For details on how to connect the power pins, see *picture 11* power supply scheme.

## 3.7.2power monitor

This product integrates a power-on reset (POR)/ Brownout Reset (PDR) circuit, which is always active to ensure that the device does not operate at a voltage lower than 2.4 Vcan work normally; when VDD below the specified threshold (VPOR/PDR), puts the device in a reset state without the use of an external reset circuit.

There is also a programmable voltage monitor (PVD), which monitorsVpppowered and withVpvpThreshold comparison, whenVppbelow or above VpvpWhen the threshold is interrupted, the interrupt handler can issue a warning message or transfer the microcontroller into a safe mode.PVDThe function needs to be enabled by software. aboutVpopppandVpvpThe value reference surface 11 and surface 12.

## 3.7.3Regulator

The regulator has three modes of operation: Master Mode (MR), low power mode (LPR), and shutdown mode

- main mode (MR) for normal run operation and CPU shutdown mode; low
- power mode (LPR)Can be used asCPUshutdown mode;
- Shutdown mode is used for CPUS tandby mode: the output of the voltage regulator is in a high-impedance state, the power supply of the core circuit is cut off, and the voltage regulator is in a state of zero consumption. (but registers and SRAM will be lost.)

The voltage regulator is always active after reset, and the high-impedance output is turned off in standby mode.

### 3.7.4low power mode

AT32F421The family of products supports three low-power modes, which can achieve the best balance between requiring low power consumption, short startup time and multiple wake-up events.

- sleep mode
  - In sleep mode, onlyCPUStop working, all peripherals keep running and can wake up on interrupt/eventCPU.
- shutdown mode
  - Low power consumption can be achieved in shutdown mode while maintaining SRAM and register contents. at this time, 1.2 VAll clocks in the domain are stopped, PLLs, HSI oscillator, and HSEThe crystal oscillator is also turned off. It is also possible to place the regulator in normal mode (MR) or low power mode (LPR), in which the low power mode can also lower the output voltage of the voltage regulator to further reduce power consumption. can be configured by either EXTI signal to wake up the microcontroller from shutdown mode, EXTI signal can be 16 external I/O one of the mouth, PVDOutput, ERTCalarm/intrusion detection/time stamp events, or COMP wake-up signal. standby mode

The lowest power consumption is achieved in standby mode. At this time, the internal voltage regulator is turned off, so the entire internal 1.2VPart of the power supply was cut off.PLLs,HSIofRCoscillator and HSEThe crystal oscillator is also turned off. After entering standby mode,SRAM and register contents will disappear, butRTCThe contents of domain registers and backup registers are still preserved, and the standby circuit still works.



occurNRSTexternal reset signal on theIWDGreset,wxyaA rising edge on the pin, or triggerERTCAlarm/Intrusion Detection/Timestamp event, device exit from Standby mode.

Note:

When entering shutdown or standby mode, the ERTC, IWDG and the corresponding clock will not be stopped.

# 3.8 Direct Memory Access Controller (DMA)

5Channel commonDMACan manage storage-to-storage, device-to-storage, and storage-to-device data transfers.

DMAThe controller supports the management of the ring buffer without intervention by user code when the controller reaches the end of the buffer.

Each channel has dedicated hardwareDMArequest logic, while each channel can be triggered by software. The length of the transfer, the source address and the destination address of the transfer can all be set individually by software.

DMAAvailable for major peripherals:SPI,I2S,I2C,USART, all timersTMRx(Apart fromTMR14),andADC.

# 3.9 Enhanced Real Time Clock (ERTC) and backup registers after

Fallback domains include:

- Enhanced Real Time Clock (ERTC)
- 5indivual32bit backing register

Enhanced Real Time Clock (ERTC) is an independentBCDTimer/Counter. It supports the following functions:

- The calendar has seconds, minutes, hours (12ortwenty fourhour format), day of week, day, month, year in the formatBCD(binary coded decimal).
- Provides subsecond values in binary format.
- Automatically adjusts the number of days per month to28,29(leap year),30,still31sky.
- Programmable alarm clock has the ability to wake up from stop and standby mode.
- run-time correction1arrive32767indivualERTCclock pulse. This can be used toERTCsynchronized with the master clock. The digital calibration
- circuit has1 ppmresolution to compensate for the inaccuracy of the quartz crystal. The tamper detect pin has a programmable filter. When a
- tamper event is detected,MCUWake up from stop and standby mode.
- The timestamp feature can be used to save calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. When a timestamp event is detected, MCUWake up from stop and standby mode.
- Reference Clock Detection: Allows use of a more accurate second clock source (50or60Hz) to increase the accuracy of the calendar.

The alarm clock register is used to generate an alarm at a specific time, and the calendar fields can be individually masked to compare alarms.

20bit prescaler for the time reference clock. By default, it is configured from 32.768 kHzclock generation 1 The time base in seconds.

The backing register is 32 bit register, used to store 20 bytes of user application data. The backup registers are not reset on system reset, nor on device wake-up from Standby mode.

 $other 32 Bit\ registers\ also\ contain\ programmable\ alarm\ subseconds,\ seconds,\ minutes,\ hours,\ day\ of\ the\ week,\ and\ date.$ 

ERTCThe clock source can be:

- 32.768 kHzexternal crystal, resonator, or oscillator (LSE); internal
- low powerRCoscillator (LSI), the typical frequency is40 kHz; High-
- speed external clock (HSE)of32crossover.



## 3.10Timers and Watchdogs

AT32F421The series includes the most1an advanced timer,5an ordinary timer,1a basic timer, and2a watchdog timer, and1A system tick timer.

The table below compares the functionality of the different timers:

surface4.Timer Function Comparison

timer type timer		counter Resolution	counter type	Prescaler coefficient	Prescaler coefficient produceDMAask		complementary output
advanced	TMR1	16bit	increment, decrement,	1~65536between any integer of	have	4	3
	TMR3	16bit	increment, decrement,	1~65536between any integer of	have	4	none
	TMR14	16bit	increment	1~65536between any integer of	none	1	none
universal	TMR15	16bit	increment	1~65536between any integer of	have	2	1
	TMR16 TMR17	16bit	increment	1~65536between any integer of	have	1	1
basic	TMR6	16bit	increment	1~65536between any integer of	have	none	none

# 3.10.1Advanced Timer (TMR1)

An Advanced Timer (TMR1) can be viewed as assigning to6three-phasePWMgenerator with complementaryPWMoutput, which can also be used as a complete general-purpose timer. Four independent channels can be used for:

- input capture
- output compare
- with full modulation capability (0~100%)ofPWMGeneration (Edge or Center Aligned Mode) Single
- Pulse Mode Output

In debug mode, the counters can be frozen whilePWMoutputs are disabled, turning off the switches controlled by those outputs.

Many features of Advanced Timer are related to general-purposeTMRThe timers are the same, and the internal structure is the same, so the advanced timer can cooperate with the general-purpose timer through the timer link function to provide synchronization or event link function.

# 3.10.2General purpose timer (TMR3,TMR14,TMR15,TMR16,andTMR17)

AT32F421series products, built-in up to5A general-purpose timer that can run synchronously. Every general purpose timer can be used to generate PWMoutput, or as a simple time reference.

### TMR3

TMR3is based on a16bit dynamic loading up/down counters and a16bit prescaler. This timer is available in the largest package configuration4independent channels, each of which can be used for input capture, output compare,PWMand single pulse mode output.



TMR3It can also work with advanced timers through the timer chaining function to provide synchronization or event chaining functions.TMR3can be used to generatePWMoutput.TMR3It can also process signals from incremental encoders, and can also process1to3Digital output of a Hall sensor.

In debug mode, the counters can be frozen.TMR3independentDMArequest mechanism.

#### TMR14

The timer is based on a16bit autoload up counter, a16bit prescaler and1independent channels, each of which can be used for input capture, output compare,PWMand single-pulse mode output, which can be synchronized with a full-featured general-purpose timer or used as a simple timer.

In debug mode, the counters can be frozen.

### - TMR15,TMR16,andTMR17

These three general-purpose timers have 16bit auto-reload incrementing counter and 16bit prescaler. TMR15 have 2 channels and 1 a complementary channel. All channels are available for input capture/output compare, PWM or single pulse mode output.

These timers can work together through timer chaining to provide synchronization or event chaining.

In debug mode, the counters can be frozen. These timers have independent DMAR equest generation mechanism.

## 3.10.3Basic Timer (TMR6)

This timer is used as a general16bit time base counter.

### 3.10.4Independent Watchdog (IWDG)

The independent watchdog is based on a8bit prescaler and a12bit down counter, which consists of an internal independent40 kHzof RCThe oscillator provides the clock; since thisRCThe oscillator is independent of the main clock, so it can run in shutdown and standby modes. It can be used as a watchdog to reset the entire system when a problem occurs, or as a free timer to provide timeout management for applications. It can be configured as a software or hardware enabled watchdog by selecting bytes. In debug mode, the counters can be frozen.

## 3.10.5window watchdog (WWDG)

The window watchdog is based on a free-running7Bit down counter. It can be used as a watchdog to reset the entire system when a problem occurs. it consists of APB1Clock driven with early warning interrupt function. In debug mode, the counters can be frozen.

# 3.10.6System Tick Timer (SysTick)

This timer is dedicated to real-time operating systems and can also be used as a general-purpose down counter. It has the following properties:

- twenty fourbit down counter
- auto reload function
- When the counter is0, a maskable system interrupt is generated
- Programmable Clock Source (HCLKorHCLK/8)



# 3.11Inter-IC bus (I<sub>2</sub>C)

2indivualI<sub>2</sub>CBus interface, able to work in multi-master mode or slave mode, supports standard mode (up to100 kbit/s) and fast mode (maximum400 kbit/s).I<sub>2</sub>CThe bus frequency can be increased up to1 MHz. For a more complete and detailed solution, you can contact the nearest Yateli sales office for technical support.

I2Cinterface support7bit or10bit addressable,7Bit slave mode supports dual slave address addressing. built in hardwareCRCGenerator/Checker.

they can useDMAoperate and supportSMBusbus2.0Version/PMBusbus.

### 3.12Universal Synchronous/Asynchronous Transceiver (USART)

AT32F421series products, the built-in2a Universal Synchronous/Asynchronous Transceiver (USART1andUSART2).

this 2 indivual USARTThe interface provides asynchronous communication, supportIrDA SIR ENDECTransport codec, multiprocessor communication mode, master synchronous communication, single-wire half-duplex communication mode, and LINMaster/slave functionality. 2 indivual USART interface with hardware CTS and RTSS ignal Management, Compatibility ISO7816 smart card mode. 2 indivual USART interface can be used DMA operate.

2indivualUSARTInterface communication rate can reach7.5megabits per second.

## 3.13Serial Peripheral Interface (SPI)/internal integrated audio interface (I2S)

2indivualSPIInterface, in slave or master mode, full-duplex and half-duplex communication speed up to50megabits per second.3bit prescaler can generate8 1 main mode frequency, configurable as per frame8bit or16bit. hardwareCRCGenerate/verify support for basicSDCard,MMCmode, and SDHCmodel.

2standardI<sub>2</sub>Sinterface (withSPImultiplexing) can work in master or slave mode, which2An interface can be configured as16bit,twenty fourbit, or32 Bit transmission, can also be configured as input or output channel, supports audio sampling frequency from8 kHzarrive192 kHz. as eitherI<sub>2</sub>SThe interface is configured in master mode, and its master clock can be256times the sampling frequency output to an externalDACorCODEC(decoder).

allSPIinterface can be usedDMAoperate.

# 3.14Infrared Emitter (IR)

AT32F421device provides an IR emitter solution. The solution is based onTMR16,USART1,orUSART2and TMR17internal connection between.TMR17used to provide the carrier frequency,TMR16,USART1,orUSART2Provides the main signal to send. Infrared output signal atPB9orPA13available on .

In order to generate an IR remote control signal, it must be properly configured TMR16 a is le1 and TMR17 a is le1 to generate the correct waveform. all standards IRB oth pulse modulation modes are available by programming the two timer output compare channels.

# 3.15GPIO (GPIOs)

eachGPIOsAll pins can be configured by software as output (push-pull or open-drain), input (with or without pull-up or pull-down), or multiplexed peripheral function ports. mostGPIOsPins are shared with digital or analog multiplexed peripherals.

in case of need,I/OThe peripheral function of the pin can be locked by a specific operation to avoid theI/OA register has performed an unexpected write operation.



# 3.16Analog/Digital Converter (ADC)

AT32F421series of products, built-in1indivual12bit analog/digital converter (ADC), sharing up to15external channels and3internal (temperature sensor, internal voltage reference, andVssa) channels, single-shot or scan conversions can be implemented. In scan mode, conversions on a selected set of analog inputs are performed automatically.

#### ADCcan useDMAoperate.

The analog watchdog function allows very precise monitoring of one, multiple or all selected channels, and an interrupt will be generated when the monitored signal exceeds a preset threshold.

by the general purpose timer (TMRx) and Advanced Timer (TMR1) can be cascaded internally to the ADCThe start trigger and injection trigger, the application can make the ADCC onversions are synchronized with the clock.

### 3.16.1Temperature Sensor

The temperature sensor produces a voltage that varies linearly with temperatureVsense, the conversion range is 2.4 V \leq VDDA\leq 3.6Vbetween. The temperature sensor is internally connected to the ADC\_IN16On the input channel of the sensor, it is used to convert the output of the sensor into a digital value.

### 3.16.2internal reference voltage (VREFINT)

internal reference voltage(VREFINT)forADCand comparator provides a regulated voltage output.VREFINTInternally connected toADC\_IN17 on the input channel for theVREFINTThe output of is converted to a numeric value.

## 3.17Comparators(COMP)

AT32F421The device contains a rail-to-rail comparator(COMP), with programmable reference voltage (internal or external), hysteresis and speed, selectable output polarity, output function with blanking, and glitch filter.

The reference voltage can be one of the following:

- externalI/O
- internal reference voltage(VREFINT)or its submultiples(1/4,1/2,3/4). Please refer to *surface13* to obtain the value and accuracy of the internal reference voltage.

The comparator can wake up from stop mode, and can also generate interrupt and disconnect for the timer


## 3.18Serial Wire Debug Port (SW-DP)

embeddedARMofSW-DPInterface, this is a serial line debugging interface, which can realize the connection of the serial line debugging interface to the target, and realize the programming and debugging of the target.




# 4 pin definition

picture3. AT32F421seriesLQFP48pin distribution




picture4. AT32F421seriesLQFP32pin distribution






## picture5. AT32F421seriesQFN32pin distribution




picture6. AT32F421seriesQFN28pin distribution





## picture7. AT32F421seriesTSSOP20pin distribution





The table below is AT32F421Series pin definition, "-" indicates that there is no such pin under the corresponding package.

## surface5. AT32F421Series pin definition

	pi	in numbe	er					·	
TSSOP20	QFN28	QFN32	LQFP32	LQFP48	pin name (Function after reset)	pin type(1)	I/Ostructure(2)	multiplexing function	Additional features
	111				V <sub>DD</sub>	S	-	digital pow	ver
-	1	-	1	2	PC13	I/O	FT	-	TAMPER-RTC/WKUP2
-	1	-	ı	3	PC14/OSC32_IN (PC14)	I/O	тс	-	OSC32_IN
-	-	-	1	4	PC15/OSC32_OUT (PC15)	I/O	TC	-	OSC32_OUT
2	2	2	2	5	PF0/OSC_IN (PF0)	I/O	тс	I2C1_SDA	OSC_IN
3	3	3	З	6	PF1 / OSC_OUT (PF1)	I/O	тс	I2C1_SCL	OSC_OUT
4	4	4	4	7	NRST	I/O	R	Device reset input/internal rese	et output (active low)
-	1	-	-	8	Vssa/Vref-	S	1	Analog Ground / Negative R	Reference Voltage
5	5	5	5	9	VDDA/VREF+	S	-	Analog Supply / Positive Re	eference Voltage
6	6	6	6	10	PA0	I/O	FTa	TMR1_ETR / USART2_CTS / I2C2_SCL / COMP_OUT	ADC_IN0 / COMP_INP2 / COMP_INM6 / WKUP1
7	7	7	7	11	PA1	I/O	FTa	TMR15_CH1N/USART2_RTS/ I2C2_SDA / EVENTOUT	ADC_IN1 / COMP_INP1
8	8	8	8	12	PA2	I/O	FTa	TMR15_CH1 / USART2_TX	ADC_IN2 / COMP2_INM7
9	9	9	9	13	PA3	I/O	FTa	TMR15_CH2/USART2_RX/ I2S2_MCK	ADC_IN3
10	10	10	10	14	PA4	I/O	FTa	TMR14_CH1/USART2_CK/ SPI1_NSS / I2S1_WS	ADC_IN4/ COMP_INM4
11	11	11	11	15	PA5	I/O	FTa	SPI1_SCK / I2S1_CK	ADC_IN5 / COMP_INP0 / COMP_INM5
12	12	12	12	16	PA6	I/O	FTa	TMR1_BKIN/TMR3_CH1/ TMR16_CH1/SPI1_MISO/ I2S1_MCK / I2S2_MCK / COMP_OUT / EVENTOUT	ADC_IN6
13	13	13	13	17	PA7	I/O	FTa	TMR1_CH1N/TMR3_CH2/ TMR14_CH1/TMR17_CH1/ SPI1_MOSI/I2S1_SD/ EVENTOUT	ADC_IN7
-	14	14	14	18	PB0	I/O	FTa	TMR1_CH2N/TMR3_CH3/ USART2_RX/I2S1_MCK/ ADC_IN8 EVENTOUT	
14	15	15	15	19	PB1	I/O	FTa	TMR1_CH3N/TMR3_CH4/ TMR14_CH1 / SPI2_SCK / I2S2_CK	ADC_IN9
-	-	16	-	20	PB2	I/O	FTa	TMR3_ETR	ADC_IN10



	pi	n numbe	er						
TSSOP20	QFN28	QFN32	LQFP32	LQFP48	pin name (Function after reset)	pin type(1)	I/Ostructure(2)	multiplexing function	Additional features
	- tw	enty	one		PB10	I/O	FT	SPI2_SCK/I2S2_CK/ I2C2_SCL	-
-	-	-	-	twenty to	" PB11	I/O	FT	I2C2_SDA / EVENTOUT	-
15	16	-	16	twenty th	ree VSS	S	-	digitally	1
16	17	17	17	twenty fo	ur <b>V</b> DD	S	-	digital pow	er
-	1	1	1	25	PB12	I/O	FTa	TMR1_BKIN / TMR15_BKIN / SPI2_NSS / I2S2_WS / I2C2_SMBA / EVENTOUT	ADC_IN11
-	1	-	1	26	PB13	I/O	FTa	TMR1_CH1N / SPI2_SCK/I2S2_CK/ I2C2_SCL	ADC_IN12
-	-	-	-	27	PB14	I/O	FTa	TMR1_CH2N/TMR15_CH1/ SPI2_MISO/I2S2_MCK/ I2C2_SDA	ADC_IN13
-	-	-	-	28	PB15	I/O	FTa	TMR1_CH3N / TMR15_CH2/TMR15_CH1N/ SPI2_MOSI/I2S2_SD	ADC_IN14 / RTC_REFIN / WKUP7
-	18	18	18	29	PA8	I/O	FT	TMR1_CH1 / USART1_CK / UART2_TX / I2C2_SCL / CLKOUT / EVENTOUT	-
17	19	19	19	30	PA9	I/O	FT	TMR1_CH2/TMR15_BKIN/ USART1_TX / I2C1_SCL/I2C2_SMBA/ CLKOUT	-
18	20	20	20	31	PA10	I/O	FT	TMR1_CH3 / TMR17_BKIN / USART1_RX / I2C1_SDA	-
17(3)	_(4)	twenty o	netwenty o	32	PA11	I/O	FT	TMR1_CH4/USART1_CTS/ I2C1_SMBA / I2C2_SCL / COMP_OUT / EVENTOUT	-
18(3)	_(4)	twenty to	vo twenty to	<sub>∞</sub> 33	PA12	I/O	FT	TMR1_ETR / USART1_RTS / I2C2_SDA / EVENTOUT	-
19	twenty o	ne twenty ti	ire <b>b</b> wenty ti	34	PA13 (SWDIO <sub>(5)</sub> )	I/O	FT	PA13/IR_OUT/ SPI2_MISO/I2S2_MCK	-
-	-	-	-	35	PF6	I/O	FT	I2C2_SCL	-
-	-	-	-	36	PF7	I/O	FT	I2C2_SDA	-
20	twenty to	vo twenty fo	urtwenty fo	ur37	PA14 (SWCLK <sub>(5)</sub> )	I/O	FT	PA14/USART2_TX/ SPI2_MOSI/I2S2_SD	-
-	twenty ti	.re <b>2</b> 5	25	38	PA15	I/O	FT	USART2_RX / SPI1_NSS/I2S1_WS/ SPI2_NSS/I2S2_WS/ EVENTOUT	-
-	twenty fo	ur <b>2</b> 6	26	39	PB3	I/O	FT	SPI1_SCK / I2S1_CK / SPI2_SCK / I2S2_CK / EVENTOUT	-
-	25	27	27	40	PB4	I/O	FT	TMR3_CH1/TMR17_BKIN/ SPI1_MISO / I2S1_MCK / SPI2_MISO / I2S2_MCK / I2C2_SDA / EVENTOUT	-



	pi	in numbe	er			_			
TSSOP20	QFN28	QFN32	LQFP32	LQFP48	pin name (Function after reset)	pin type(1)	I/Ostructure <sub>(2)</sub>	multiplexing function Additional features	
- 2	6 28 :	28 41			PB5	I/O I	-T	TMR3_CH2/TMR16_BKIN/ SPI1_MOSI/I2S1_SD/ SPI2_MOSI/I2S2_SD/ I2C1_SMBA	WKUP6
-	27	29	29	42	PB6	I/O	FT	TMR16_CH1N/USART1_TX/ I2S1_MCK / I2C1_SCL	-
-	28	30	30	43	PB7	I/O	FT	TMR17_CH1N/USART1_RX/ I2C1_SDA	-
1	1	31	31	44	воото	I	В	Boot mode sele	ection0
-	-	32	-	45	PB8	I/O	FT	TMR16_CH1/I2C1_SCL	
-	-	-	-	46	PB9	I/O	FT	TMR17_CH1/IR_OUT/ SPI2_NSS/I2S2_WS/ I2S1_MCK/I2C1_SDA/ EVENTOUT	
-	-	-	32	47	Vss	S	1	digitall	y
-	-	-	-	48	V <sub>DD</sub>	S	1	digital power	
-	29	33	-	-	EPAD (Vss/Vssa)	S	1	Digital Ground/ Analog	g Ground

### (1) I =enter,O =output,S =power supply.

(2) TC =standard level,FT =generally5Vlevel tolerance,FTa =with analog function5Vlevel tolerance,R =Bidirectional reset pin with built-in weak pull-up resistor,B = Dedicated with built-in weak pull-down resistorBOOT0pin.FTaWhen the pin is set as input floating, input pull-up, or input pull-down, it has5VLevel tolerance; when set to analog mode, no5V Level tolerance characteristics, at this time the input level must be less thanVDD + 0.3V.

(3) existTSSOP20Package supportPA11/PA12 and its multiplexing functions replace the original through software remappingPA9/PA10 and its reuse function.


(4)existQFN28package, even ifPA11andPA12Not available on the package, they should be treated as unused pins. Hardware will not force them to a fixed level, it is recommended that software set them to a fixed level or analog mode to prevent leakage.

(5)After reset,PA13/PA14pins are configured as alternate functionSWDIO/SWCLK,at this timeSWDIOpins with internal pull-up resistors and SWCLKThe pin's internal pull-down resistor is turned on.



# 5 memory image

#### picture8.memory map





# 6 electrical characteristics

# 6.1 Test Conditions

Unless otherwise specified, all voltages are inVssas the benchmark.

#### 6.1.1Minimum and maximum values

Unless otherwise specified, in the production line at ambient temperatureT<sub>A</sub>= 25°CandT<sub>A</sub>= T<sub>a</sub>maxTests performed under (T<sub>a</sub>maxmatch the selected temperature range), all minimum and maximum values are guaranteed under worst-case ambient temperature, supply voltage, and clock frequency conditions.

Notes below each table represent data obtained through comprehensive evaluation, design simulations, and/or process characterization and will not be tested in production line.

## 6.1.2typical value

Unless otherwise stated, typical data are based on Ta=  $25^{\circ}$  Cand  $V_{DD}$ = 3.3V. These data are for design guidance only and not tested.


## 6.1.3typical curve

Unless otherwise stated, typical curves are for design guidance only and are not tested.

### 6.1.4load capacitance

The load conditions when measuring pin parameters are shown in picture 9 middle.


picture9.The load condition of the pin



# 6.1.5pin input voltage


The input voltage at the pin is measured as shown in the picture 10 middle.

## picture10.pin input voltage






### 6.1.6Power supply scheme



### 6.1.7Current consumption measurement

picture12.Current Consumption Measurement Solution





## 6.2 Absolute Maximum Ratings

Loads applied to the device in excess of those listed in the "Absolute Maximum Ratings" (*surface6*, *surface7*, *surface8*), may cause permanent damage to the device. The maximum load that can be tolerated here is only given, and it does not mean that the functional operation of the device under this condition is correct. The long-term operation of the device under the maximum value will affect the reliability of the device.

#### surface6.Voltage characteristics

symbol	describe	minimum value	maximum value	unit	
V <sub>DD</sub> -V <sub>SS</sub>	External mains supply voltage (includesVpbAandVpb)(1)	- 0.3	4.0		
	existFTThe input voltage on the pin				
	existFTaThe input voltage on the pin, the pin is set to input floating,	Vss-0.3	6.0	V	
VIN	input pull-up, or input pull-down mode			V	
	existTCThe input voltage on the pin	Vss-0.3	4.0		
	existFTaThe input voltage on the pin, the pin is set to analog mode	V55-0.3	4.0		
<b>ΔV</b> DDx	Voltage difference between different supply pins	-	50	m\/	
Vssx-Vss	The voltage difference between different ground pins	-	50	mV	

<sup>(1)</sup>All power supplies (VDD, VDDA) and land (VSs, VSsA) pins must always be connected to an external power supply within the allowable range.

#### surface7.Current characteristics

symbol	describe	maximum value	unit
Ivdd	External mains supply voltage (includesVppAandVpp)(1)	150	
Ivss	go throughVssThe total current of the ground wire (outgoing current)(r)	150	mA
T	arbitrarilyI/Oand the output sink current on the CONTROL pin	25	ША
Iro	arbitrarilyI/Oand the output current on the CONTROL pin	- 25	

 $<sup>(1)</sup> All\ power\ supplies\ (V_{DD,V_{DDA}})\ and\ land\ (V_{SS,VSSA})\ pins\ must\ always\ be\ connected\ to\ an\ external\ power\ supply\ within\ the\ allowable\ range.$ 

#### surface8.temperature characteristics

symbol	describe	value	unit
Тѕтс	storage temperature range	- 60 ~ +150	۰c
Tj	maximum junction temperature	125	C



## 6.3 working conditions

## 6.3.1general working conditions

#### surface9.general working conditions

symbol	parameter	condition	minimum value	maximum value	unit	
fHCLK	internalAHBClock frequency	-	0	120	MHz	
<b>f</b> PCLK1	internalAPB1Clock frequency	-	0	120	MHz	
<b>f</b> PCLK2	internalAPB2Clock frequency	-	0	120	MHz	
V <sub>DD</sub>	Standard working voltage	-	2.4	3.6	V	
V <sub>DDA</sub> <sup>(1)</sup>	Analog part operating voltage	must be withVoD(1)same	2.4	3.6	V	
		LQFP48 (7 x 7 mm)		230		
		LQFP32 (7 x 7mm)	-	243	243	
P <sub>D</sub> .	Decree Dissipation T 4050C	QFN32 (5x5mm)	-	503	mW	
PD.	Power Dissipation:T <sub>A</sub> = 105°C	QFN32 (4x4mm)	-	446	IIIVV	
		QFN28 (4x4mm)	-	446		
		TSSOP20 (6.5 x 4.4mm)	-	194		
Та	ambient temperature	-	- 40	105	°C	

 $<sup>(1)</sup> It is recommended to use the same power supply as V_{DD} and V_{DD} apower supply, during power-up and normal operation, the V_{DD} and V_{DD} A maximum of 300 mV difference. \\$ 

## 6.3.2Operating Conditions During Power-Up and Power-Down

The parameters given in the table below are based on \textit{surface9} Tested at ambient temperature listed.

#### surface10.Operating Conditions During Power-Up and Power-Down

symbol	parameter	condition	minimum value	maximum value	unit
_	Voorate of ascent		0	∞	ms/V
tvdd	V <sub>DD</sub> rate of descent	-	20	∞	μs/V



## 6.3.3Built-in reset and power control block features

The parameters given in the table below are based on \textit{surface9} listed ambient temperature and  $V_{DD}$  Tested under supply voltage.


surface11.Embedded Reset and Power Control Block Features

symbol	parameter	condition	minimum value	typical value	maximum value	unit
		falling edge	1.62(1)	1.88	2.16(2)	٧
<b>V</b> POR/PDR	Power-on/power-down reset threshold	rising edge	1.73(2)	2.06	2.4	٧
V <sub>PDRhyst</sub> (2)	PDRhysteresis	-	1	180	-	mV
Trst tempo(2)	Reset duration:Vophigher thanVoorand lasts longer thanTrst tempobackCPUstart operation	-	-	4.5	-	ms

(1) The characteristics of the product are guaranteed by design to the minimum value  $V_{\text{POR/PDR}}$ .

(2)Guaranteed by design, not tested in production.

picture13.Waveform diagram of power-on reset and power-off reset





#### surface12.Programmable Voltage Detector Features

symbol	parameter	condition	minimum value	typical value	maximum value	unit
V <sub>PVD1</sub>	PVDthreshold1(PLS[2:0] = 001)	rising edge(1)	2.19	2.28	2.37	V
V PVD1		falling edge	2.09	2.18	2.27	V
Vauna	DVDthrochold2/DLC[2:0] = 010\	rising edge	2.28	2.38	2.48	V
<b>V</b> PVD2	PVDthreshold2(PLS[2:0] = 010)	falling edge	2.18	2.28	2.38	V
<b>V</b> PVD3	DVDtbrockold2/DLC[2:0] = 011)	rising edge	2.38	2.48	2.58	V
V PVD3	PVDthreshold3(PLS[2:0] = 011)	falling edge	2.28	2.38	2.48	V
V <sub>PVD4</sub>	PVDthreshold4(PLS[2:0] = 100)	rising edge	2.47	2.58	2.69	V
<b>V</b> PVD4		falling edge	2.37	2.48	2.59	V
<b>V</b> PVD5	DVD+h h - L-15(D) (512-01 4.04)	rising edge	2.57	2.68	2.79	V
<b>V</b> PVD5	PVDthreshold5(PLS[2:0] = 101)	falling edge	2.47	2.58	2.69	V
<b>V</b> PVD6	DV/Dth week ald C/DI C(2)(2) = 110)	rising edge	2.66	2.78	2.9	V
<b>V</b> PVD6	PVDthreshold6(PLS[2:0] = 110)	falling edge	2.56	2.68	2.8	V
V	DV/D4b week eld 7/DI CF2:01 – 111)	rising edge	2.76	2.88	3	V
<b>V</b> PVD7	PVDthreshold7(PLS[2:0] = 111)	falling edge	2.66	2.78	2.9	V
V <sub>PVDhyst</sub> (2)	PVDhysteresis	-	-	100	-	mV
Idd (PVD)	PVDcurrent consumption	-	-	20	30(2)	μΑ

<sup>(1)</sup> PLS[2:0] = 001level may be lower than the VPDR not available.

(2)Guaranteed by design, not tested in production.

## 6.3.4Built-in reference voltage

The parameters given in the table below are based on \textit{surface9} listed ambient temperature and  $V_{DD}$  Tested under supply voltage.

### surface13.Built-in reference voltage

symbol	parameter	condition	minimum value	typical value	maximum value	unit
VREFINT	Built-in reference voltage	-	1.17	1.20	1.23	٧
Ts_vrefint (1)	When reading the internal reference voltage,ADCThe sampling time of	-	-	5.1	17.1(2)	μs
Tcoeff (2)	Temperature Coefficient	-	- 120	-	120	ppm/°C

 <sup>(1)</sup> The shortest sample time is obtained by looping through the application multiple times.

(2)Guaranteed by design, not tested in production.



### **6.3.5Supply Current Characteristics**

Current consumption is a composite indicator of various parameters and factors, including operating voltage, ambient temperature, I/Opin loading, product software configuration, operating frequency, I/OThe flip rate of the foot, and the code executed, etc.

For the description of the measurement method of current consumption, see {\it picture 12}.

#### Typical Current Consumption

The microcontroller is subjected to the following conditions:

- allI/Opins are in analog mode.
- Flash memory access time varies with fhclk frequency adjustment (0 ~ 32MHzwhen0waiting period,33 ~ 64MHzwhen1 waiting period,65 ~ 96MHzwhen2waiting period, more than 96 MHzwhen3waiting period).
- The instruction prefetch function is enabled (reminder: this parameter must be set before setting the clock and bus frequency division).
- ambient temperature and Voo The supply voltage complies with surface9.
- fpclk1= fhclk,fpclk2= fhclk,fadcclk= fpclk2/8.

#### surface14.Typical current consumption in run mode

				typical	value(1)	•••
symbol	parameter	condition	fнськ	Enable all peripherals	turn off all peripherals	unit
			120 MHz	16.7	11.3	
			108MHz	15.2	10.3	
			72MHz	10.5	7.19	
			48MHz	7.62	5.44	
			36 MHz	5.98	4.34	
			24 MHz	4.65	3.54	mA
		external clock(2)	16 MHz	3.45	2.71	mA
			8 MHz	1.96	1.57	
			4 MHz	1.50	1.30	
			2 MHz	1.27	1.16	
			1 MHz	1.16	1.10	
			500 kHz	1.10	1.07	
	in run mode		125 kHz	1.06	1.04	
IDD	supply current		120 MHz	16.7	11.3	
			108MHz	15.1	10.3	
			72MHz	10.4	7.14	mA
			48MHz	7.52	5.38	
			36 MHz	5.88	4.27	
			24 MHz	4.53	3.47	
		run at high speed insideRCoscillator	16 MHz	3.34	2.63	mA
		(HSI)	8 MHz	1.83	1.48	
			4 MHz	1.37	1.20	
			2 MHz	1.15	1.06	
			1 MHz	1.03	0.99	-
			500 kHz	0.97	0.95	
			125 kHz	0.93	0.93	



(1)Typical values are inT $_A$ = 25°C,V $_DD$ = 3.3VWhen the test is obtained.

(2)The external clock is 8 MHz, when fhclk> 8 MHz enabled when PLLs.

surface15.Typical current consumption in sleep mode

				typical	value(1)	•••	
symbol	parameter	condition	<b>f</b> нсLк	Enable all peripherals	turn off all peripherals	unit	
			120 MHz	12.2	4.99		
			108MHz	11.1	4.59		
			72MHz	7.76	3.38		
			48MHz	5.81	2.89		
			36 MHz	4.60	2.42		
			24 MHz	3.70	2.25	mA	
Ì		external clock(2)	16 MHz	2.80	1.83		
			8 MHz	1.60	1.11		
			4 MHz	1.30	1.05		
			2 MHz	1.15	1.02	mA	
			1 MHz	1.07	1.00		
			500 kHz	1.03	0.99	_ _ _	
	in sleep mode		125 kHz	1.00	0.98		
Idd		t	120 MHz	12.1	4.88		
			108MHz	11.0	4.47		
			72MHz	7.65	3.27		
			48MHz	5.70	2.78		
			36 MHz	4.49	2.30	- - - - -	
			24 MHz	3.59	2.13		
		run at high speed insideRCoscillator	16 MHz	2.68	1.71	mA	
		(HSI)	8 MHz	1.47	0.98		
			4 MHz	1.17	0.93		
			2 MHz	1.02	0.89		
			1 MHz	0.94	0.88	1	
			500 kHz	0.90	0.87		
İ			125 kHz	0.87	0.86		

<sup>(1)</sup>Typical values  $\ \$  are inTA= 25°C,VDD= 3.3VWhen the test is obtained.

<sup>(2)</sup>The external clock is8 MHz,whenfHCLK> 8 MHzenabled whenPLLs.



#### Maximum current consumption

The microcontroller is subjected to the following conditions:

- allI/Opins are in analog mode.
- Flash memory access time varies with frequency adjustment (0 ~ 32MHzwhen0waiting period,33 ~ 64MHzwhen1 waiting period,65 ~ 96MHzwhen2waiting period, more than 96 MHzwhen3waiting period).
- The instruction prefetch function is enabled (reminder: this parameter must be set before setting the clock and bus frequency division)
- When turning on a peripheral:fpclk1= fhclk,fpclk2= fhclk,fadcclk= fpclk2/8.

surface16andsurface17The parameters given are at ambient temperature and VooThe supply voltage complies with surface9The conditional test is obtained.

#### surface16.Maximum current consumption in run mode

			_	maximu	ım value(1)	
symbol	parameter	condition	<b>f</b> нсLк	T <sub>A</sub> = 85°C	T <sub>A</sub> = 105°C	unit
			120 MHz	18.9	20.7	
			108MHz	17.3	19.1	
		external clock <sub>(2)</sub> Enable all peripherals	72MHz	12.6	14.4	
			48MHz	9.69	11.5	A
			36 MHz	8.04	9.81	mA
			24 MHz	6.69	8.45	
			16 MHz	5.49	7.24	
			8 MHz	3.99	5.73	
Idd	Supply current in run mode		120 MHz	13.5	15.2	
			108MHz	12.4	14.2	
			72MHz	9.29	11.0	
			48MHz	7.52	9.26	4
		external clock(2)turn off all peripherals	36 MHz	6.41	8.14	mA
			24 MHz	5.60	7.33	
			16 MHz	4.76	6.49	
			8 MHz	3.61	5.35	

<sup>(1)</sup>Derived from comprehensive evaluation, not tested in production.

(2)The external clock is 8 MHz, when fHCLK > 8 MHz enabled when PLLs.



#### surface17.Maximum Current Consumption in Sleep Mode

			_	maximur	n value(1)	
symbol	parameter	condition	<b>f</b> нськ	T <sub>A</sub> = 85°C	T <sub>A</sub> = 105°C	unit
			120 MHz	14.4	16.1	
			108MHz	13.3	15.0	
			72MHz	9.85	11.6	
		external clock@Enable all peripherals	48MHz	7.89	9.58	mΛ
			36 MHz	6.69	8.36	mA
			24 MHz	5.79	7.45	
			16 MHz	4.88	6.53	
T			8 MHz	3.68	5.31	
Idd	Supply Current in Sleep Mode		120 MHz	7.06	8.70	
			108MHz	6.66	8.30	
			72MHz	5.45	7.09	
			48MHz	4.96	6.57	m 1
		external clock(2)turn off all peripherals	36 MHz	4.48	6.12	mA
			24 MHz	4.31	5.93	
			16 MHz	3.89	5.53	
			8 MHz	3.18	4.81	

<sup>(1)</sup>Derived from comprehensive evaluation, not tested in production

## surface18.Typical and Maximum Current Consumption in Shutdown and Standby Modes

			typical	value(1)	maximun	n value(2)	
sı	parameter	condition	V <sub>DD</sub> = 2.4V	V <sub>DD</sub> = 3.3V	T <sub>A</sub> = 85°C	T <sub>A</sub> = 105°C	unit
in ston mode	in stan made	regulator is in run mode, the high-speed internal  RCoscillators and high-speed external oscillators at	445	450	4100	6750	
Idd	in stop mode supply current (3)	in shutdown state (no independent watchdog)  The regulator is in low power mode and the  LPDS1Set as1, high-speed internalRC Oscillator and High Speed External Oscillator are off  Closed state (no independent watchdog)	205	210	2000	3315	μА
i	in standby mode	low speed external oscillator andRTCis off state	2.4	3.6	5.9	7.6	
	supply current	low speed external oscillator andRTCis on state	3.2	5.1	7.2	9.2	μΑ

<sup>(1)</sup>Typical values  $\ \$  are inTA= 25°CThe next test is obtained.


<sup>(2)</sup>The external clock is 8 MHz, when fHCLK  $\!>\! 8$  MHz enabled when PLLs.

<sup>(2)</sup>Derived from comprehensive evaluation, not tested in production.


 $<sup>(3)</sup> Before \ entering \ stop\ modeRCC\_AHBEN[4]\ (FLASHEN) must \ be\ set\ to 1, otherwise\ the\ typical\ value\ will\ generate\ an\ additional\ approx. 50 \mu Apower\ consumption.$ 



#### picture14.When the regulator is in run mode, the typical current consumption in stop mode varies betweenVootime versus temperature




#### picture 15. When the regulator is in low-power mode, the typical current consumption in shutdown mode varies between Vootime versus temperature





#### picture16.Typical current consumption in standby mode at differentVpptime versus temperature





#### **Built-in Peripheral Current Consumption**

The current consumption of the built-in peripherals is listed in surface 19, the operating conditions of the microcontroller are as follows:

- allI/Opins are in analog mode.
- All peripherals are turned off unless otherwise noted.
- The values given are calculated by measuring the current consumption
  - Turn off clocks to all peripherals
  - Turn on the clock of only one peripheral
- ambient temperature and Voo The supply voltage conditions are listed in the surface 9.

#### surface19.Current Consumption of Built-in Peripherals

built-in	peripherals	typical value	unit
	DMA1	2.15	
	SRAM	1.06	
	Flash	12.08	
ALID/ 4-120 MILE)	GPIOA	0.50	
AHB(up to120 MHz)	GPIOB	0.50	
	GPIOC	0.50	
	GPIOF	0.50	
	CRC	0.70	
	TMR3	6.29	
	TMR6	0.49	
	TMR14	2.28	
	SPI2/I <sub>2</sub> S2	2.26	
APB1(up to120 MHz)	USART2	2.11	
	I <sub>2</sub> C1	1.71	μA/MHz
	I <sub>2</sub> C2	1.68	
	WWDG	0.20	
	PWR	0.39	
	SYSCFG/COMP	0.29	
	SPI1/I <sub>2</sub> S1	2.03	
	USART1	2.12	
	TMR1	7.68	
APB2(up to120 MHz)	TMR15	4.65	
	TMR16	3.19	
	TMR17	3.41	
	ADC1	5.17	
	ACC	0.95	



#### **6.3.6External Clock Source Characteristics**

High-speed external user clock generated by external oscillator source

In bypass mode, HSEOscillator off, input pins are standard GPIOs.


The external clock signal must take into account the first 6.3.13 in the chapter I/O characteristic. However, the suggested clock input waveform is shown in picture 1.7 middle.

#### surface20.High-Speed External User Clock Features

symbol	parameter <sub>(1)</sub>	condition	minimum value	typical value	maximum value	unit
f <sub>HSE_ext</sub>	User external clock frequency		1	8	25	MHz
VHSEH	OSC_INInput pin high level voltage		<b>0.7V</b> <sub>DD</sub>	-	V <sub>DD</sub>	V
VHSEL	OSC_INInput pin low level voltage		Vss	-	0.3V <sub>DD</sub>	·
tw(HSE)	OSC INhigh or low time	-	5		_	
tw(HSE)	OSC_INhigh or low time		ר		-	ns
tr(HSE)	OSC_INrise or fall time				20	115
<b>t</b> f(HSE)	OSC_INTISE OF fall time				20	
DuCy(HSE)	duty cycle	-	45	-	55	%
IL	OSC_INinput leakage current	Vss≤Vin≤Vdd	-	-	±1	μΑ

<sup>(1)</sup>Guaranteed by design, not tested in production.

#### picture17.AC Timing Diagram for External High Speed Clock Source





Low-speed external user clock from external oscillator source

In bypass mode,LSEOscillator off, input pins are standardGPIOs.


The external clock signal must take into account the first 6.3.13 in the chapter I/O characteristic. However, the suggested clock input waveform is shown in picture 18 middle.

surfacetwenty one.Low-Speed External User Clock Characteristics

symbol	parameter <sub>(1)</sub>	condition	minimum value	typical value	maximum value	unit
fLSE_ext	User external clock frequency		-	32.768	1000	kHz
VLSEH	OSC32_INInput pin high level voltage		<b>0.7V</b> <sub>DD</sub>	-	V <sub>DD</sub>	V
<b>V</b> LSEL	OSC32_INInput pin low level voltage		Vss	-	0.3V <sub>DD</sub>	V
tw(LSE)	OSC32_INhigh or low time	-	450	_	_	
tw(LSE)	O3C32_INTIIgIT OF IOW time		450	-	-	ns
tr(LSE)	OSC32_INrise or fall time				50	115
t <sub>f(LSE)</sub>	OSCS2_INTISE OF fail tillle		-	-	5	
DuCy(LSE)	duty cycle	-	30	-	70	%
IL	OSC32_INinput leakage current	Vss≤Vin≤Vdd	-	-	±1	μΑ

(1)Guaranteed by design, not tested in production.

picture18.AC Timing Diagram for External Low Speed Clock Source





#### High-speed external clock from crystal/ceramic resonator

High speed external clock (HSE) can use a4~25MHzOscillators constructed from crystal/ceramic resonators are produced. The information given in this section is based on comprehensive characterization results using typical external components listed in the table below. In the application, the resonator and load capacitors must be placed as close as possible to the pins of the oscillator to minimize output distortion and settling time during start-up. For detailed parameters (frequency, package, accuracy, etc.) of crystal resonators, please consult the corresponding manufacturers.


surface22. HSE 4~25 MHzOscillator Characteristics(1)(2)

symbol	parameter	condition	minimum value	typical value	maximum value	unit
fosc_in	oscillator frequency	-	4	8	25	MHz
tsu(HSE) (3)	Start Time	V <sub>DD</sub> is stable	-	2	-	ms

<sup>(1)</sup>The characteristic parameters of the resonator are given by the crystal/ceramic resonator manufacturer.

for CL1 and CL2, it is recommended to use a high-quality, designed for high-frequency applications (typical value)5pF-25pFBetween the ceramic capacitors, and select a crystal or resonator that meets the requirements. usually CL1 and CL2 have the same parameters. Crystal manufacturers usually start with CL1 and CL2 The serial combination of gives the parameters of the load capacitance. In selection CL1 and CL2 hour, PCB and MCUThe capacitive reactance of the pin should be taken into account (you can roughly compare the pin with the PCB board capacitance by 10 pFestimate).

#### picture19.use8MHzTypical Applications of Crystals



<sup>(2)</sup>Derived from comprehensive evaluation, not tested in production.

<sup>(3)</sup> tsugassis the start-up time and is the slave software enableHSEstart measuring until a stable8 MHzOscillate this time. This value is measured on a standard crystal resonator and may vary widely depending on the crystal manufacturer.



#### Low-speed external clock generated by crystal oscillator

Low Speed External Clock (LSE) can use a32.768 kHzOscillators composed of crystal oscillators are generated. The information given in this section is based on comprehensive characterization results using typical external components listed in the table below. In the application, the crystal and load capacitors must be placed as close as possible to the pins of the crystal to minimize output distortion and settling time at start-up. For detailed parameters of the crystal oscillator (frequency, package, precision, etc.), please consult the corresponding manufacturer.

surface23. LSEOscillator Characteristics (fLSE= 32.768 kHz)(1)(2)

symbol	parameter	condition	minimum value	typical value	maximum value	unit
tsu(LSE)	Start Time	V <sub>DD</sub> is stable	-	180	-	ms


(1)The characteristic parameters of the resonator are given by the crystal manufacturer.

(2)Derived from comprehensive evaluation, not tested in production.

for CL1 and CL2, it is recommended to use high quality5pF~15pFBetween the ceramic capacitors, and select a crystal or resonator that meets the requirements. usuallyCL1 and CL2 have the same parameters. Crystal manufacturers usually start with CL1 and CL2 The serial combination of gives the parameters of the load capacitance.

load capacitanceCLCalculated by the following formula:CL= CL1x CL2/ (CL1+ CL2) + Cstray,inCstray is the capacitance of the pin and PCB board or PCB associated capacitance, its typical value is between pFto7 pFbetween.

#### picture20.use32.768 kHzTypical Applications of Crystals



Note: OSC32\_INandOSC32\_OUTNo external resistors are required between and are prohibited from being added.



#### **6.3.7Internal Clock Source Characteristics**

The characteristic parameters given in the following table are the operating environment temperature and supply voltage conforming to surface9conditions are measured. Curves provided are based on

characterization results, not production tested.

#### High-speed internal (HSI)RCoscillator

#### surface24. HSIOscillator Characteristics(1)


symbol	parameter		condition	minimum value	typical value	maximum value	unit
f <sub>HSI</sub>	frequency		-		48	-	MHz
DuCy(HSI)	duty cycle	-		45		55	%
	HSIOscillator Accuracy	registerRCC	_CTRL	-	-	1(2)	%
100			T <sub>A</sub> = -40 ~ 105°C	- 2	-	1.5	%
ACCHSI			T <sub>A</sub> = -40 ~ 85°C	- 2	-	1.2	%
		factory calibration(3)	T <sub>A</sub> = 0 ~ 70°C	- 1.5		1.2	%
			T <sub>A</sub> = 25°C	- 1		1	%
tsu(HSI)(3)	HSIOscillator start-up time	-		-	10	12	μs
Idd(HSI)(3)	HSIOscillator Power Consumption		-	-	220	290	μΑ

<sup>(1)</sup> VDD= 3.3V,TA= -40~105°C, unless otherwise specified.

(2)Guaranteed by design, not tested in production.

(3)Derived from comprehensive evaluation, not tested in production.

picture21. HSIOscillator Accuracy vs. Temperature



## low speed internal (LSI)RCoscillator

## $surface 25.LSIOs cillator\ Characteristics {\scriptstyle (1)}$

symbol	parameter	condition	minimum value	typical value	maximum value	unit
f <sub>LSI(2)</sub>	frequency	-	25	35	45	kHz

<sup>(1)</sup>  $V_{DD}$ = 3.3V, $T_{A}$ = -40~105°C, unless otherwise specified.

(2)Derived from comprehensive evaluation, not tested in production.



## 6.3.8Low Power Mode Wake Up Time

The wake-up times listed in the table below are at a system clock of HSI RCThe wake-up phase of the oscillator is measured as the delay between the wake-up event and the execution of the first user instruction. The clock source used on wake-up currently depends on the current operating mode:

- Shutdown or Standby Mode: The clock source isHSI RCOscillator sleep
- mode: clock source is the clock used when entering sleep mode

All times are using ambient temperature and supply voltage in compliance with *surface9* conditions are measured.

## surface26.Wake-up time for low-power modes

symbol	parameter	typical value	unit
<b>t</b> wusleep	wake up from sleep mode	3.3	μs
_	Wake-up from shutdown (regulator in run mode)	380	
<b>t</b> wustop	Wake up from shutdown (regulator in low power mode)	450	μs
twustdby	Wake up from standby mode	1250	μs



## **6.3.9 PLLscharacteristic**

 $The parameters \ listed in the table \ below \ are \ the \ operating \ environment \ temperature \ and \ supply \ voltage \ \textit{surface} \ \textit{$g$} conditions \ are \ measured.$ 

#### surface27. PLLscharacteristic

symbol	parameter	minimum value	typical value	maximum value(1)	unit
£	PLLsinput clock <sub>(2)</sub>	2	8	16	MHz
f <sub>PLL_IN</sub>	PLLsInput Clock Duty Cycle	40	-	60	%
f <sub>PLL_OUT</sub>	PLLsMultiplied output clock	16	-	120	MHz
<b>t</b> LOCK	PLLsphase lock time	-	-	200	μs
Jitter	Cycle-to-cycle jitter	-	-	300	ps

<sup>(1)</sup>Derived from comprehensive evaluation, not tested in production

## 6.3.10memory characteristics

 $Unless \ otherwise \ specified, \textit{surface28} The \ characteristic \ parameters \ given \ in \ are \ based \ on T_{A} = -40 to 105 °C conditions \ are \ measured.$ 

#### surface28.Flash memory characteristics

symbol	parameter	condition	minimum value	typical value	maximum value(1)	unit
TPROG	programming time	T <sub>A</sub> = -40 ~ 105°C	-	40	60	μs
<b>t</b> erase	page erase time	T <sub>A</sub> = -40 ~ 105°C	-	6.4	8	ms
tме	chip erase time	T <sub>A</sub> = -40 ~ 105°C	-	8	10	ms
Inc	D programming current	write mode,V <sub>DD</sub> = 3.3V,f <sub>HCLK</sub> = 8 MHz, T <sub>A</sub> = 25°C	-	1.95	-	m۸
Idd		erase mode,V <sub>DD</sub> = 3.3V,f <sub>HCLK</sub> = 8 MHz T <sub>A</sub> =, 25°C	-	1.62	-	mA

<sup>(1)</sup>Guaranteed by design, not tested in production.

#### surface29.Flash Memory Lifetime and Data Retention

symbol	parameter	condition	minimum value(1)	typical value	maximum value	unit
Nend	Lifespan (erasing times)	T <sub>A</sub> = -40 ~ 105°C	100	-	-	thousand times
<b>t</b> ret	Data retention period	T <sub>A</sub> = 105°C	10	-	-	Year

<sup>(2)</sup>Guaranteed by design, not tested in production.

<sup>(2)</sup>Care needs to be taken to use the correct multiplication factor so that according to PLLs The input clock frequency makes fru, our is within the allowable range.



#### **6.3.11 EMCcharacteristic**

Sensitivity testing is performed on a sample basis during the comprehensive evaluation of the product.

#### FeatureEMS(electromagnetic susceptibility)

- **EFT:**existVppandVsson through a47 μFand two100nFThe capacitor applies a burst of transient voltages (forward and reverse) until a functional error occurs. This test meetsIEC 61000-4-4standard.

#### surface30.EMScharacteristic

symbol	parameter	condition	level/type
	eviative and very through a 47 usand true 100 ps	V <sub>DD</sub> = 3.3V,LQFP48,T <sub>A</sub> = +25°C, f <sub>HCLK</sub> = 120	
Veer	existV <sub>D</sub> pandVsson through a47 µFand two100nF	MHz. conform toIEC 61000-4-4	3/A
VEFT	Transient bursts imposed by the capacitance of the	V <sub>DD</sub> = 3.3V,LQFP48,T <sub>A</sub> = +25°C, f <sub>HCLK</sub> = 72	(2kV)
	voltage limit	MHz. conform toIEC 61000-4-4	

#### Design robust software to avoid noise issues

performed at the device levelEMCThe evaluation and optimization are carried out in a typical application environment. It should be noted that, okayEMCPerformance is closely related to user application and specific software.

 $Therefore, users are advised to implement the software {\tt EMC} optimized, and performed with {\tt EMC} relevant certification tests.$ 

software advice

The software process must include the control of program run-away, such as:

- Corrupted Program Counter
- unexpected reset
- Critical data is corrupted (control registers, etc....)

Tests before certification

Many common failures (unintended resets and program counter corruption) can be detected manually in the NRSTIntroduce a low level on the crystal pin or introduce a continuous 1 second low level and reproduce.



### 6.3.12electrical sensitivity

Based on three different tests (ESD,LU), using a specific measurement method, the chip is subjected to a stress test to determine its performance in terms of electrical susceptibility.

#### electrostatic discharge (ESD)

Electrostatic discharge (a positive pulse followed by a negative pulse after a second interval) was applied to all pins of all samples, and the size of the sample was related to the number of power supply pins on the chip (3piecex(n+1) supply pin). This test meetsJS-001-2017/JS-002-2014 standard.

#### surface31. ESDabsolute maximum

symbol	parameter	condition	type	maximum value(1)	unit
Vesd(hbm)	Electrostatic Discharge Voltage (Human Body Model)	T <sub>A</sub> = +25°C,conform toJS-001-2017	3A	6000	V
VESD (CDM)	Electrostatic discharge voltage (charging device model)	T <sub>A</sub> = +25°C,conform toJS-002-2014	III	1000	V

<sup>(1)</sup>Derived from comprehensive evaluation, not tested in production.

#### static latch

To evaluate latch-up performance, the6samples2A complementary static latch-up test:

- For each supply pin, provide a supply voltage exceeding the limit.
- at each input, output and configurableI/OInject current on the pin.

This test meetsEIA/JESD78EIntegrated Circuit Latch Standard.

#### surface32.electrical sensitivity

symbol	parameter	condition	level/type
LU	static latch class	T <sub>A</sub> = +105°C,conform toEIA/JESD78E	IIkindA (200mA)



## 6.3.13 GPIOscharacteristic

#### General purpose input/output characteristics

Unless otherwise specified, the parameters listed in the table below are based on *surface9* conditions are measured. allI/Oports are compatibleCMOSandTTL.

#### surface33. I/Ostatic characteristics

symbol	parameter	condition	minimum value	typical value	maximum value	unit
VIL	I/OPin input low level voltage	-	- 0.3	-	0.28*V <sub>DD</sub> + 0.1	V
	TC I/OPin input high level voltage	-		_	Vpp+ 0.3	
	FTa I/OPin input high level voltage	simulation mode	0.31*V <sub>DD</sub> +	_	עטע + ט.ט + ט.ט	
VIH	FT I/OPin input high level voltage	-	0.51~V00+			V
	ET- I/ODin in such high lavel up by a	Input floating, input on	0.8	-	5.5	
	FTa I/OPin input high level voltage	pull, or input pull-down				
	TC I/Opin Schmitt trigger voltage hysteresis(1)		200	-	-	mV
Vhys	FTandFTa I/Opin Schmitt trigger voltage	-	5%V <sub>DD</sub>		_	
	hysteresis <sub>(1)</sub>		<b>370 V</b> DD	-	-	-
		Vss≤Vin≤Vdd			±1	
т		TC I/Ofoot	-	-	Ξ1	
Ilkg	Input Float Mode Leakage Current(2)	Vss≤Vin≤ 5.5V FT			±1	μA
		andFTa I/Ofoot	-	-	ΞI	
Rpu	Weak pull-up equivalent resistance	V <sub>IN</sub> = V <sub>SS</sub>	65	80	130	kΩ
Rpd	Weak pull-down equivalent resistance(3)	V <sub>IN</sub> = V <sub>DD</sub>	65	70	130	kΩ
Cio	I/OPin Capacitance	-	-	9	-	pF

<sup>(1)</sup> Hysteres is voltage for Schmitt trigger switching levels. Derived from comprehensive evaluation, not tested in production.

allI/Oports areCMOSandTTLCompatible (no software configuration required), their characteristics take into account the most stringentCMOScraft or TTL parameter.

 $<sup>(2)</sup> The \ leakage \ current \ may \ be \ higher \ than \ the \ maximum \ value \ if \ there \ is \ reverse \ current \ flowing \ in \ adjacent \ pins.$ 

<sup>(3)</sup> BOOT0The pin weak pull-down resistor cannot be disabled.



#### output drive current

In the user application, I/OThe number of pins must ensure that the drive current cannot exceed 6.2 The absolute maximum ratings given in section:

- allI/Oport fromVopon the sum of the currents obtained, plusMCUexistVopThe maximum operating current drawn on the absolute maximum rating must not be exceededIvop(see surface?).
- allI/Oport absorbs and from theVssThe sum of the currents flowing out, plusMCUexistVssThe maximum operating current that flows out of the above, cannot exceed the absolute maximum ratingIvss(see surface?).

#### The output voltage

Unless otherwise specified, the parameters listed in the table below are based on ambient temperature and  $V_{00}$ The supply voltage complies with surface conditions are measured. allI/O ports are compatible CMOS and TTLof.

#### surface34.Output Voltage Characteristics

symbol	parameter	condition	minimum value	maximum value	unit
Moderate curren	t push/sink capability				
VOL	output low level	CMOSport,Iio= 4 mA 2.7	-	0.4	V
Vøh	output high level	V ≤ V <sub>DD</sub> ≤ 3.6V	V <sub>DD</sub> -0.4	-	7 °
V <sub>(O)</sub> L	output low level	TTLport,Iro= 2 mA 2.7	-	0.4	V
V <sub>(D)h</sub>	output high level	V ≤ V <sub>DD</sub> ≤ 3.6V	2.4	-	7 °
VØL	output low level	Ito= 9 mA	-	1.3	V
Vøh	output high level	2.7 V ≤ V <sub>DD</sub> ≤ 3.6V	V <sub>DD</sub> -1.3	-	7 °
VøL	output low level	IIo= 4 mA	-	0.4	
V <sub>(0)h</sub>	output high level	2.4 V ≤ V <sub>DD</sub> < 2.7V	V <sub>DD</sub> -0.4	-	\ \
High current բ	push/sink capability		<u>.</u>		•
Vol	output low level	CMOSport,I <sub>IO</sub> = 6 mA 2.7	-	0.4	V
Voh	output high level	V ≤ V <sub>DD</sub> ≤ 3.6V	/ V <sub>DD</sub> -0.4		] v
VøL	output low level	TTLport,Ito= 5 mA 2.7	-	0.4	V
V(0)h	output high level	V ≤ V <sub>DD</sub> ≤ 3.6V	2.4	-	7 V
VøL	output low level	IIo= 18mA	-	1.3	V
V <sub>(D)h</sub>	output high level	2.7 V ≤ V <sub>DD</sub> ≤ 3.6V	V <sub>DD</sub> -1.3	-	\ \ \
VØL	output low level	IIO= 8mA	-	0.4	
V <sub>(0)h</sub>	output high level	2.4 V ≤ V <sub>DD</sub> < 2.7V	V <sub>DD</sub> -0.4	-	\ \ \
Very high current	t push/sink capability		<u> </u>	1	•
VØL	output low level	CMOSport,Iio= 15 mA 2.7	-	0.4	
V <sub>(D)h</sub>	output high level	V ≤ V <sub>DD</sub> ≤ 3.6V	V <sub>DD</sub> -0.4	-	\ \
VØL	output low level	TTLport,Ito= 12 mA 2.7	-	0.4	
Voh	output high level	V ≤ V <sub>DD</sub> ≤ 3.6V	2.4	-	\ \ \
VØL	output low level	IIO= 36mA	-	1.3	
V <sub>(0)h</sub>	output high level	2.7 V ≤ V <sub>DD</sub> ≤ 3.6V	V <sub>DD</sub> -1.3	-	\ \
VOL	output low level	Iio= 18mA	-	0.4	
V(d)h	output high level	2.4 V ≤ V <sub>DD</sub> < 2.7V	V <sub>DD</sub> -0.4	-	- V

(1)Derived from comprehensive evaluation, not tested in production.



#### Input AC Characteristics

The definition and values of the input AC characteristics are given in the table below.

Unless otherwise specified, the parameters listed in the table below are based on the ambient temperature and power supply voltage surface conditions are measured.

#### surface35.Input AC Characteristics

symbol	parameter	minimum value	maximum value	unit
<b>t</b> EXTIpw	EXTIThe controller detects the pulse width of the external signal	10	-	ns



## **6.3.14 NRSTsPin Characteristics**


NRSTpin input driver usingCMOSprocess, which connects a pull-up resistor that cannot be disconnected, RPU(see table below). Unless otherwise specified, the parameters listed in the table below are based on the ambient temperature and power supply voltage surface 9c onditions are measured.

surface36. NRSTPin Characteristics

symbol	parameter	condition	minimum value	typical value	maximum value	unit
VIL(NRST) (1)	NRSTInput low level voltage	-	- 0.3	-	0.72	V
V <sub>IH(NRST)</sub> (1)	NRSTInput high level voltage	-	2	-	V <sub>DD</sub> + 0.3	v
Vhys(NRST)	NRSTSchmitt Trigger Voltage Hysteresis	-	-	400	-	mV
Rpu	Weak pull-up equivalent resistance	V <sub>IN</sub> = V <sub>SS</sub>	30	40	50	kΩ
V <sub>F(NRST)</sub> (1)	NRSTinput filter pulse	-	-	29	40	μs
V <sub>NF (NRST)</sub> (1)	NRSTInput unfiltered pulse	-	80	52	-	μs

<sup>(1)</sup>Guaranteed by design, not tested in production.

#### picturetwenty two.suggestedNRSTpin protection



(1)The reset network is to prevent parasitic resets.

(2)The user must guaranteeNRSTThe potential of the pin can be lower than surface36 the largest listed in Viunish below, otherwiseMCUCan't get reset.

## **6.3.15 TMRsTimer Features**

The parameters listed in the table below are guaranteed by design.

For input and output alternate function pins (output compare, input capture, external clock,PWMoutput), see *6.3.13 GPIOs characteristic*.

surface37. TMRx(1)characteristic

symbol	parameter	condition	minimum value	maximum value	unit
_		-	1	-	<b>t</b> tmr×clk
tres(TMR)	timer resolution time	ftmrxclk= 120 MHz	8.3	-	ns
<b>f</b> ==	CH1toCH4external clock frequency of the timer	-	0	ftmrxclk/2	MHz
<b>f</b> EXT		ftmrxclk= 120 MHz	0	60	IVI□Z

<sup>(1)</sup> TMRxis a generic name that stands for TMR1, TMR3, TMR6, and TMR14  $\!\sim\!17$  .



#### 6.3.16Communication Interface

#### I2CInterface Features

SDAandSCL I/OSatisfaction of requirements is subject to the following restrictions: SDAandSCLNot a "true" open-drain pin, when configured as an open-drain output, the pin and Voobetween PMOSThe tube is closed, but is still there. For input and output alternate function pins (SDAandSCL) for details of the characteristics, see 6.3.13 GPIOscharacteristic.

I2CThe bus interface supports standard mode (up to 100 kbit/s) and fast mode (maximum 400 kbit/s). I2CThe bus frequency can be increased up to 1 MHz. For a more complete and detailed solution, you can contact the nearest Yateli sales office for technical support.

## SPI-I<sub>2</sub>SInterface Features

Unless otherwise specified, surface38 listed SPI parameters and surface39 listed I2S parameter is the ambient temperature used, frequency and  $V_{00}$  The supply voltage complies with surface9 conditions are measured.

For input and output alternate function pins (SPIofNSS,SCK,MOSI,MISO,I<sub>2</sub>SofWS,CK,SD) for details of the characteristics, see *6.3.13 GPIOscharacteristic*.

surface38. SPIcharacteristic

symbol	parameter		condition		maximum value	unit
			V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = 25°C	-	50	
fsск	SPIClock frequency(2)	main mode	V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = 105°C	-	40	MHz
(1/t <sub>c(SCK)</sub> ) <sub>(1)</sub>			V <sub>DD</sub> = 2.4 V, T <sub>A</sub> = 105°C	-	36	IVITIZ
		slave mode		-	fpclk/2	
tr(SCK) tf(SCK)	SPIClock Rise and Fall Times	Load Capac	itance:C = 15pF	-	6	ns
t <sub>su(NSS)</sub> (1)	NSSbuild time	slave mode		4t <sub>PCLK</sub>	-	ns
th(NSS) (1)	NSShold time	slave mode	slave mode		-	ns
tw(SCKH) (1)	SCKhigh and low times	master mode,fpclk= 120 MHz, prescaler factor =4		tPCLK/twenty two	tpclk/2 + 1	ns
t <sub>su(MI)</sub> (1)		main mode		4	-	
t <sub>su(SI)</sub> (1)	Data input setup time	slave mode		5	-	ns
t <sub>h(MI)</sub> (1)	2	main mode		4	-	
t <sub>h(SI)</sub> (1)	Data input hold time	slave mode		5	-	ns
t <sub>a</sub> (SO) <sup>(1)(3)</sup>	Data Out Access Time	from the sch	nema,fpclk= 20 MHz	0	3tpclk	ns
tdis(SO) (1)(4)	Data output inhibit time	slave mode		0	18	ns
t <sub>v(SO)</sub> (1)	Data output effective time	Slave mode (after enable edge)		-	22.5	ns
t <sub>v(MO)</sub> <sup>(1)</sup>	Data output effective time	Master mode (after enable edge)		-	6	ns
th(SO) (1)	Date and bald the co	Slave mode	e (after enable edge)	11.5	-	nc
th(MO) <sup>(1)</sup>	Data output hold time	Master mod	e (after enable edge)	2	-	ns

<sup>(1)</sup>Derived from comprehensive evaluation, not tested in production.


(2) The maximum clock frequency varies with the device and PCBL ayout is highly dependent. For a more complete and detailed solution, you can contact the nearest Yateli sales office for technical support.

<sup>(3)</sup>The minimum value indicates the minimum time to drive the output, and the maximum value indicates the maximum time to get the data correctly


<sup>(4)</sup> The minimum value indicates the minimum time to turn off the output, and the maximum value indicates the maximum time to put the data line in a high-impedance state.



picture23. SPITiming Diagram – Slave Mode andCPHA = 0




picture24. SPITiming Diagram – Slave Mode and CPHA =  $1_{(1)}$ 



(1)The measurement point is set atCMOSLevel:0.3Vppand0.7Vpp.

picture25. SPITiming Diagram – Master Mode<sub>(1)</sub>



(1) The measurement point is set at CMOSL evel:  $0.3V_{\rm DD}$  and  $0.7V_{\rm DD}$ .




surface30 InScharacteristi

symbol	parameter	condition	minimum value	maximum value	unit
fск		Master Mode (Source:16bits, audio:48 kHz)	1.522	1.525	
1/t <sub>c(CK)</sub>	I2SClock frequency	slave mode	0	6.5	MHz
tr(CK)	I <sub>2</sub> SClock Rise and Fall Times	2SClock Rise and Fall Times Load Capacitance:C = 15pF		12	
t <sub>v(WS)</sub> (1)	WSEffective time	main mode	2	-	
th(WS) (1)	WShold time	main mode	2	-	
tsu(WS)(1)	WSbuild time	slave mode	7	-	
th(WS) (1)	WShold time	slave mode	0	-	
tw(CKH)(1)	Cid : 1	master made from 16 MHz audio/49 kHz	306	-	
tw(CKL)(1)	CKhigh and low times	master mode,fpclk= 16 MHz, audio:48 kHz	312	-	ns
tsu(SD_MR)(1)		master receiver	6	-	ns
tsu(SD_SR)(1)	Data input setup time	from the receiver	2	-	
th(SD_MR) (1)(2)	Data in a thailtine	master receiver	4	-	
th(SD_SR) (1)(2)	Data input hold time	from the receiver	0.5	-	
t <sub>v(SD_ST)</sub> (1)(2)	Data output effective time	Slave transmitter (after enable edge)	-	20	
th(SD_ST)(1)	Data output hold time	Slave transmitter (after enable edge)	13	-	
t <sub>v(SD_MT)</sub> (1)(2)	Data output effective time	Master Transmitter (after enable edge)	-	4	
th(SD_MT)(1)	Data output hold time	Master Transmitter (after enable edge)	0	-	

<sup>(1)</sup> Derived from design simulation and/or synthesis evaluation, not tested in production.

(2)depends onfection. For example, iffection 8 MHz, buttpclic 1/fection 125ns.

## 




(1)The measurement point is set atCMOSLevel:0.3Vppand0.7Vpp.

(2) The lowest bit of the previous byte is sent/received. There is no sending/receiving of this lowest bit before the first byte.



#### $picture 27. Iz SMaster\ Mode\ Timing\ Diagram\ (Philips protocol) \c(1)$



<sup>(1)</sup> The measurement point is set at CMOSL evel:  $0.3V_{DD}$  and  $0.7V_{DD}$ .

(2) The lowest bit of the previous byte is sent/received. There is no sending/receiving of this lowest bit before the first byte.



## 6.3.17 12bitADCcharacteristic

Unless otherwise specified, the parameters in the table below are used in accordance with surface of conditions of ambient temperature, frecuez frequency and VooAThe supply voltage is measured.

Note:

It is recommended to perform a calibration every time the power is turned on.

#### surface40. ADCscharacteristic

surface40. ADCscharacteristic									
symbol	parameter	condition	minimum value typical va		maximum value	unit			
VDDA	supply voltage	-	2.4	-	3.6	٧			
Idda	existVDDAThe current on the input pin	-	-	480(1)	560	μΑ			
fadc	ADCClock frequency	-	0.6	-	28	MHz			
f <sub>(2)</sub>	sampling rate	-	0.05	-	2	MHz			
s (2)		fadc= 28 MHz	-	-	1.65	MHz			
ftrig (2)	External trigger frequency	-	-	-	17	1/fadc			
Vain	Conversion voltage range(3)	-	0(VREF-internally connected to ground)	-	V <sub>REF+</sub>	٧			
Rain <sup>(2)</sup>	External input impedance	-	see <i>surface41</i> an	Ω					
C <sub>ADC</sub> (2)	Internal sample and hold capacitor	-	-	8.5	13	pF			
tcal <sup>(2)</sup>		fadc= 28 MHz	6.61			μs			
LCAL <sup>(-)</sup>	calibration time	-	185	1/fadc					
<b>A</b>		fadc= 28 MHz	-	-	107	ns			
t <sub>(20)</sub>	Injection Triggered Conversion Latency	-	-	-	3(4)	1/fadc			
4		fadc= 28 MHz	-	-	71.4	μs			
t(a)r	Normal Trigger Conversion Latency	-	-	-	2(4)	1/fadc			
t <sub>(2)</sub>		fadc= 28 MHz	0.053	-	8.55	μs			
2.	sampling time	-	1.5	-	239.5	1/fadc			
tstab (2)	power on time	-	42			1/fadc			
, (2)	Total conversion time (including sampling	fadc= 28 MHz	0.5	-	9	μs			
tconv <sup>(2)</sup>	time)	-	14~252(samplingts+step by step12.5)		2.5)	1/fadc			

<sup>(1)</sup>Guaranteed by comprehensive evaluation, not tested in production.

<sup>(2)</sup>Guaranteed by design, not tested in production.

 $<sup>(3)</sup> V_{\text{REF+}} internally \ connected \ to V_{\text{DDA}}, V_{\text{REF-}} in ternally \ connected \ to V_{\text{SSA}}.$ 

<sup>(4)</sup>For an external trigger, the *surface40*Add a delay to the listed delay1/fpclk2.



surface41and surface42Determine the maximum external impedance such that the error can be less than 1 LSB.

surface41.  $f_{ADC}$ = 14 MHzwhen the maximum $R_{AIN}$  (1)

Ts(cycle)	ts(µthe s)	maximumRaɪn(kΩ)
1.5	0.11	0.35
7.5	0.54	3.9
13.5	0.96	7.4
28.5	2.04	16.3
41.5	2.96	24.0
55.5	3.96	32.3
71.5	5.11	41.8
239.5	17.11	50.0

(1)Guaranteed by design.

surface42. fabc= 28 MHzwhen the maximumR AIN (1)

Ts(cycle)	ts(µthe s)	maximumR <sub>AIN</sub> (kΩ)
1.5	0.05	0.1
7.5	0.27	1.6
13.5	0.48	3.4
28.5	1.02	7.9
41.5	1.48	11.7
55.5	1.98	15.9
71.5	2.55	20.6
239.5	8.55	50.0

(1)Guaranteed by design.




#### surface43. ADCsprecision(1)(2)

symbol	parameter	Test Conditions	typical value	maximum value(3)	unit
ET	Comprehensive error		+ 2	+ 3.5	
EO	offset error	fPCLK2= 56 MHz,	+ 1	+ 2.5	
EG	gain error	fadc= 28 MHz,Rain< 10 kΩ, Vdda=	+ 1.5	+ 3	LSB
ED	Differential Linearity Error	3.0~3.6V,T <sub>A</sub> = 25°C	±0.7	±1	
EL	Integral Linearity Error		±0.8	±1.5	
ET	Comprehensive error		±2	+ 4	
EO	offset error	fpclk2= 56 MHz,	+ 1	+ 3	
EG	gain error	fadc= 28 MHz,Rain< 10 kΩ, Vdda=	+ 1.5	+ 3.5	LSB
ED	Differential Linearity Error	2.4~3.6V	±0.6	+1.5/-1	
EL	Integral Linearity Error		±1	±2.5	

<sup>(1)</sup> ADCThe DC accuracy values are measured after internal calibration.

(3)Guaranteed by comprehensive evaluation, not tested in production.


#### picture28. ADCsAccuracy characteristics



<sup>(2)</sup> ADCsAccuracy vs. Reverse Injection Current: Injecting reverse current on any standard analog input pin needs to be avoided as this can significantly degrade the accuracy of the conversion being performed on another analog input pin. It is recommended to add a Schottky diode (between pin and ground) on standard analog pins that may cause reverse injection current.



#### picture29.useADCTypical Connection Diagram



## (1) related Rain and Capevalue, see surface 40.

(2)C<sub>parasitic</sub>expressPCB(with soldering and PCBlayout quality) versus the parasitic capacitance on the pad (approximately 7 pF). largerC<sub>parasitic</sub>The numerical value will reduce the precision of the conversion, the solution is to reduce theface.

## **PCBdesign advice**

Should be as *picture 11* Perform power supply decoupling as shown in .100nFThe capacitors should be ceramic type(high quality), should be placed as close as possible to the chip.




## **6.3.18Comparator Characteristics**

#### surface44.Comparator Characteristics

symbol	parameter	condition	minimum value(1)	typical value	maximum value(1)	unit	
V <sub>DDA</sub>	supply voltage	-	2.4	-	3.6	V	
VIN	Input voltage range	-	0	-	V <sub>DDA</sub>	V	
		high speed mode -	-	1.0	3.5		
	6	medium speed mode	-	2.8	5		
<b>t</b> start	Start Time	low power mode	-	8	13	μs	
		Ultra Low Power Mode	-	12	18		
		high speed mode	-	40	100		
	200mVstepper,100mV overloaded propagation delay		medium speed mode	-	240	320	
<b>t</b> d.			low power mode	-	500	820	ns
			Ultra Low Power Mode	-	800	1800	
Voffset	shift error voltage	-	-	±4	±15	m۷	
		no hysteresis	-	0	1		
.,		low hysteresis	5	8	17		
Vhys	hysteresis voltage	medium hysteresis	10	18	37	mV	
		high hysteresis	18	38	70		
		high speed mode	-	40	61		
_		medium speed mode	-	9.7	13.9		
Idda	existVDDAThe current on the input pin	low power mode	-	3.2	4.7	μΑ	
		Ultra Low Power Mode - 1.9		1.9	2.8		

(1)Guaranteed by comprehensive evaluation, not tested in production.

### picture30.Comparator Hysteresis Diagram





#### **6.3.19Temperature Sensor Characteristics**

#### surface45.Temperature Sensor Characteristics

symbol	parameter	minimum value	typical value	maximum value	unit
T(1)	VsenseLinearity with respect to temperature	-	±1	±2	o C
Avg_Slope(1)(2)	mean slope	- 4.17	- 4.30	- 4.44	mV/°C
V(2)(2)	exist25°Cvoltage at	1.22	1.28	1.34	V
tstart (3)	build time		-	100	μs
Ts_temp (3)(4)	When reading the temperature,ADCsampling time	-	8.6	17.1	μs

(1)Guaranteed by comprehensive evaluation, not tested in production.

(2)The output voltage of the temperature sensor changes linearly with the temperature. Due to the change of the production process, the offset of the temperature change curve will be different on different on different chips (the difference is at most50°C). Internal temperature sensors are better suited for detecting changes in temperature rather than measuring absolute temperature. If accurate temperature measurement is required, an external temperature sensor should be used.

(3)Guaranteed by design, not tested in production.

(4)Short sample times can be determined by the application through multiple loops.

Use the following formula to find the temperature:


temperature(°C) =  $\{(V_{25}-V_{SENSE}) / Avg_Slope\} + 25$ 

#### here:

V<sub>25</sub> =V<sub>SENSE</sub>exist25°Cwhen the value

 $\label{prop:superstand} \mbox{Avg\_Slope= temperature and $V_{SENSE}$ The average slope of the curve (in units ofm $V/^{\circ}$C)} \label{eq:superstand}$ 

## picture31.VsenseIdeal curve for temperature






Package Features

# 7.1 LQFP48 – 7 x 7 mmencapsulated data

picture32. LQFP48 – 7 x 7 mm 48Lead Thin Quad Flat Package Diagram



(1)Figures are not drawn to scale.



surface 46. LQFP48 – 7 x 7 mm 48Leaded Thin Quad Flat Pack Mechanical Data


	mm			inch <sub>(1)</sub>		
label	minimum value	typical value	maximum value	minimum value	typical value	maximum value
Α	-	-	1.60	-	-	0.063
A1	0.05	-	0.15	0.002	-	0.006
A2	1.35	1.40	1.45	0.053	0.055	0.057
b	0.17	0.22	0.27	0.007	0.009	0.011
С	0.09	-	0.20	0.004	-	0.008
D.		9.00 BSC.		0.345 BSC.		
D1		7.00 BSC.		0.276 BSC.		
E.		9.00 BSC.		0.345 BSC.		
E1		7.00 BSC.		0.276 BSC.		
е		0.50 BSC.			0.020 BSC.	
Θ	0°	3.5°	7°	0°	3.5°	7°
L	0.45	0.60	0.75	0.018	0.024	0.030
L1	1.00 REF.				0.039 REF.	

 $(1) Inch \ values \ \ are \ based \ on \ mm \ data \ according \ to 3 It \ is \ obtained \ by \ rounding \ to \ decimal \ precision \ conversion.$ 

**LQFP48 - 7 x 7 mequipment marking** The image below is a top marking orientation with pin1

Examples of identifying marker locations

picture33. LQFP48 - 7 x 7 mmMarking (Package Top View)





## 7.2 LQFP32 - 7 x 7 mmencapsulated data

D D1 SEATING PLANE

picture34. LQFP32 – 7 x 7 mm 32Lead Thin Quad Flat Package Diagram

(1)Figures are not drawn to scale.



surface47. LQFP32 - 7 x 7 mm 32Leaded Thin Quad Flat Pack Mechanical Data


		mm			inch <sub>(1)</sub>	
label	minimum value	typical value	maximum value	minimum value	typical value	maximum value
Α	-	-	1.60	-	-	0.063
A1	0.05	-	0.15	0.002	-	0.006
A2	1.35	-	1.45	0.053	-	0.057
b	0.30	-	0.45	0.012	-	0.018
С	0.09	-	0.16	0.004	-	0.006
D.		9.00 BSC.		0.345 BSC.		
D1		7.00 BSC.		0.276 BSC.		
E.		9.00 BSC.		0.345 BSC.		
E1		7.00 BSC.			0.276 BSC.	
е	0.80 BSC.				0.031 BSC.	
L	0.45	-	0.75	0.018	-	0.030
L1	1.00 REF.				0.039 REF.	

(1)Inch values are based on mm data according to 3It is obtained by rounding to decimal precision conversion.

LQFP32 - 7 x 7 mequipment marking The image below is a top marking orientation with pin1

Examples of identifying marker locations

picture35. LQFP32 - 7 x 7 mmMarking (Package Top View)






7.3 QF

## encapsulated data

FN32 – 5 x 5 mm 32Pinned Quad Flat No Leads Package Drawing



(1)Figures are not drawn to scale.



surface48. QFN32 - 5 x 5 mm 32Leaded Quad Flat No Lead Package Mechanical Data


		mm			inch <sub>(1)</sub>	
label	minimum value	typical value	maximum value	minimum value	typical value	maximum value
Α	0.70	0.75	0.80	0.028	0.030	0.031
A1	0.00	0.02	0.05	0.000	0.001	0.002
A3		0.203 REF.			0.008 REF.	
b	0.18	0.25	0.30	0.007	0.010	0.012
D.		5.00 BSC.		0.197 BSC.		
D2	3.20	3.25	3.30	0.126	0.128	0.130
E.		5.00 BSC.			0.197 BSC.	
E2	3.20	3.25	3.30	0.126	0.128	0.130
е	0.50 BSC.				0.020 BSC.	
K	0.20	-	-	0.008	-	-
L	0.35	0.40	0.45	0.014	0.016	0.018

(1)Inch values are based on mm data according to 3It is obtained by rounding to decimal precision conversion.

QFN32 - 5 x 5 mmequipment marking The image below is a top marking orientation with pin1

Examples of identifying marker locations

picture37. QFN32 - 5 x 5 mmMarking (Package Top View)






# 7.4 QFN32-4

encapsulated data

32 - 4 x 4 mm 32Pinned Quad Flat No Leads Package Drawing



(1)Figures are not drawn to scale.



surface49. QFN32 - 4 x 4 mm 32Leaded Quad Flat No Lead Package Mechanical Data


	mm			inch <sub>(1)</sub>		
label	minimum value	typical value	maximum value	minimum value	typical value	maximum value
Α	0.80	0.85	0.90	0.031	0.033	0.035
A1	0.00	0.02	0.05	0.000	0.001	0.002
A3		0.203 REF.			0.008 REF.	
b	0.15	0.20	0.25	0.006	0.008	0.010
D.		4.00 BSC.		0.157 BSC.		
D2	2.65	2.70	2.75	0.104	0.106	0.108
E.		4.00 BSC.			0.157 BSC.	
E2	2.65	2.70	2.75	0.104	0.106	0.108
е	0.40 BSC.				0.016 BSC.	
K	0.20	-	-	0.008	-	-
L	0.25	0.30	0.35	0.010	0.012	0.014

(1)Inch values are based on mm data according to 3It is obtained by rounding to decimal precision conversion.

**QFN32 - 4x4mmequipment marking** The image below is a top marking orientation with pin1

Examples of identifying marker locations


picture39. QFN32 – 4 x 4mmMarking (Package Top View)





## 7.5 QFN28 - 4 x 4 mmencapsulated data

picture40. QFN28 – 4 x 4 mm 28Pinned Quad Flat No Leads Package Drawing



(1)Figures are not drawn to scale.



surface50. QFN28 - 4 x 4 mm 28Leaded Quad Flat No Lead Package Mechanical Data


		mm			inch <sub>(1)</sub>	
label	minimum value	typical value	maximum value	minimum value	typical value	maximum value
Α	0.70	0.75	0.80	0.028	0.030	0.031
A1	0.00	0.02	0.05	0.000	0.001	0.002
b	0.15	0.20	0.25	0.006	0.008	0.010
С	0.18	0.20	0.25	0.007	0.008	0.010
D.	3.90	4.00	4.10	0.154	0.157	0.161
D2	2.70	2.80	2.90	0.106	0.110	0.114
е		0.40 BSC.			0.016 BSC.	
Ne		2.40 BSc.			0.094 BSC.	
Nd	2.40 BSc.				0.094 BSC.	
E.	3.90	4.00	4.10	0.154	0.157	0.161
E2	2.70	2.80	2.90	0.106	0.110	0.114
L	0.30	0.35	0.40	0.012	0.014	0.016
h	0.30	0.35	0.40	0.012	0.014	0.016

(1)Inch values are based on mm data according to 3It is obtained by rounding to decimal precision conversion.

**QFN28 - 4x4mmequipment marking** The image below is a top marking orientation with pin1

Examples of identifying marker locations


picture41. QFN28 - 4 x 4mmMarking (Package Top View)





## 7.6 TSSOP20 - 6.5 x 4.4 mmencapsulated data

picture42. TSSOP20 – 6.5 x 4.4 mm 20Pin thin and compact small size package diagram



(1)Figures are not drawn to scale.



surface51. TSSOP20 - 6.5 x 4.4 mm 20Lead Thin Shrink Small Size Package Mechanical Data


	mm			inch <sub>(1)</sub>		
label	minimum value	typical value	maximum value	minimum value	typical value	maximum value
Α	-	-	1.20	-	-	0.047
A1	0.05	-	0.15	0.002	-	0.006
A2	0.80	1.00	1.05	0.031	0.039	0.041
b	0.19	-	0.30	0.007	-	0.012
С	0.09	-	0.20	0.004	-	0.008
D.	6.40	6.50	6.60	0.252	0.256	0.260
E1	4.30	4.40	4.50	0.169	0.173	0.177
E.		6.40 BSc.			0.252 BSC.	
е		0.65 BSC.			0.026 BSC.	
L1		1.00 REF.			0.039 REF.	
L	0.50	0.60	0.75	0.020	0.024	0.030
S	0.20	-	-	0.008	-	-
Θ	0°	-	8°	0°	-	8°

(1)Inch values are based on mm data according to 3It is obtained by rounding to decimal precision conversion.

TSSOP20 - 6.5 x 4.4mmequipment marking The image below is a top marking

orientation with pin1Examples of identifying marker locations

picture43. TSSOP20 - 6.5 x 4.4 mmMarking (Package Top View)





## 7.7 thermal properties

The maximum junction temperature of the chip (Tjmax) must not exceed surface 9The range of values given. The maximum junction temperature of the chip (Tjmax) in Celsius

In degrees, it can be calculated with the following formula:

$$T_j max = T_a max + (P_d max x \Theta_{JA})$$

#### in:

- -Tamaxis the maximum ambient temperature, with Cexpress,
- $\Theta_{JA}$  is the junction-to-ambient thermal impedance of the package, with °C/Wmark,
- -PdmaxyesPintmaxandPi/omaxand (Pdmax = Pintmax + Pi/omax),
- -PINTmaxyesIppandVpbThe product of , in watts (Watt) represents the maximum internal power consumption of the chip.

 $\ensuremath{\text{P}_{\text{IVO}}}$  maxis the maximum power dissipation of all output pins:

$$P_{I/O}$$
max =  $\Sigma(V_{OL} \times I_{OL}) + \Sigma((V_{DD} - V_{Oh}) \times I_{Oh})$ ,


considered in the applicationI/Oon low and high on the actualVo<sub>L</sub>/ Io<sub>L</sub>andVo<sub>h</sub>/ Io<sub>h</sub>.

#### surface52.Package Thermal Characteristics

symbol	parameter	value	unit
	Thermal Impedance Junction to Ambient -LQFP48 – 7 × 7 mm / 0.5 mmspacing	87.0	- °C/W
	Thermal Impedance Junction to Ambient -LQFP32 - 7 × 7 mm / 0.8 mmspacing	82.4	
0	Thermal Impedance Junction to Ambient –QFN32 – 5 × 5 mm / 0.5 mmspacing	39.8	
<b>Ө</b> ја	Thermal Impedance Junction to Ambient –QFN32 – 4 × 4 mm / 0.4 mmspacing	44.8	
	Thermal Impedance Junction to Ambient -QFN28 - 4 × 4 mm / 0.4 mmspacing	44.8	
	Thermal Impedance Junction to Ambient -TSSOP20 - 6.5 × 4.4 mm / 0.65 mmspacing	103.0	



## 8 order code



 $-4 = QFN32 - 4 \times 4$  mmencapsulation

None =Other packages

For a more list of options (speed, package, etc.) and other relevant information, please contact the nearest Artelli sales office.



## 9 version history

#### surface54.Document Version History

date	Version	change
2020.8.17	1.00	original version
	1.01	1.fix picture 1, surface 9, and surface 19 middle APB1 and APB2 The maximum frequency of 120 MHz
		2.Revise <i>surface38</i> middleSPIConditions and maximum values of clock frequency
2020.9.16		3.Add <i>surface30</i> EFTThe test result is3/A (2kV)
		4.Add surface5 footnote (4) illustrateQFN28 encapsulation PA11 and PA12Recommendations for software settings
		5.fix <i>picture2</i> HSI 48 MHzBlock Diagram



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

The purchaser is solely responsible for the selection and use of Artly products and services described herein, and Artly disclaims any liability in connection with the selection or use of Artly products and services described herein

Regardless of any previous representations, this document does not in any way give any express or implied authorization or license to any intellectual property rights. If any part of this document refers to any third-party products or services, shall not be deemed to be an authorization by Yatri to use such third-party products or services, or to license any intellectual property rights therein, or to be deemed to involve in any way the use of any Warranty for such third party products or services or any intellectual property rights therein.

Except as otherwise stated in Artelli's terms of sale, Artelli's use of Artelli's products and/or sold without warranty of any kind, express or implied, including but not limited to merchantability,

THE IMPLIED WARRANTY OF FITNESS FOR A PARTICULAR PURPOSE (AND ITS EQUIVALENCE UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHTS.

Yateli products are not designed or specially designed for the following purposes: (A)Applications with special requirements on safety, such as: life support, active implanted devices or requirements for product functional safety system(B)Aeronautical applications; (c)automotive applications or automotive environments; (D)aerospace applications or aerospace environments, and/or (E)arms. Because Artellitic products are not designed for the aforementioned applications, and adopt Any unauthorized use thereof by the purchaser in the aforementioned applications, even if the purchaser has given written notice to Artelli, is at the sole risk of the purchaser and is solely responsible for compliance with all laws in such related use and regulatory requirements.

Resale of Arteli products with provisions that differ from the claims and/or technical characteristics set forth in this document will immediately result in any warranty granted by Artelli for the products or services described herein void, and shall in no way create or extend any liability of Artelli.

@ 2020Yateli Technology (Chongqing) Co., Ltd. All rights reserved