

128K x 8 HIGH-SPEED CMOS STATIC RAM

JUNE 2021

FEATURES

HIGH SPEED: (IS63/64WV1288DALL/DBLL)

- High-speed access time: 8, 10, 12, 20 ns
- Low Active Power: 135 mW (typical)
- Low Standby Power: 12 μW (typical) CMOS standby

LOW POWER: (IS63/64WV1288DALS/DBLS)

- · High-speed access time: 25, 35 ns
- Low Active Power: 55 mW (typical)
- Low Standby Power: 12 μW (typical) CMOS standby
- Single power supply
 - VDD 1.65V to 2.2V (IS63WV1288DAxx)
 - VDD 2.4V to 3.6V (IS63/64WV1288DBxx)
- Multiple center power and ground pins for greater noise immunity
- Easy memory expansion with CE and OE options
- CE power-down
- Fully static operation: no clock or refresh required
- TTL compatible inputs and outputs
- Lead-free available


DESCRIPTION

The *ISSI* IS63/64WV1288Dxxx is a very high-speed, low power, 131,072-word by 8-bit CMOS static RAM. The IS63/64WV1288DBLL is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices.

When $\overline{\text{CE}}$ is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 25 μ W (typical) with CMOS input levels.

The IS63/64WV1288DBLL operates from a single V_{DD} power supply. The IS63/64WV1288Dxxx is available in 32-pin TSOP (Type II), 32-pin sTSOP (Type I), 48-Ball miniBGA (6mm x 8mm) and 32-pin SOJ (300-mil) packages.

FUNCTIONAL BLOCK DIAGRAM



Copyright © 2021 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:


a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and


c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



PIN CONFIGURATION 32-Pin SOJ




PIN CONFIGURATION 32-Pin TSOP (Type II) (T) 32-Pin sTSOP (Type I) (H)



PIN DESCRIPTIONS

A0-A16	Address Inputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
1/00-1/07	Bidirectional Ports
V _{DD}	Power
GND	Ground

PIN CONFIGURATION 48-mini BGA (B) (6 mm x 8 mm)





TRUTH TABLE

Mode	WE	CE	ŌĒ	I/O Operation	VDD Current	
Not Selected (Power-down)	Х	Н	Х	High-Z	ISB1, ISB2	
Output Disabled	Н	L	Н	High-Z	lcc1, lcc2	
Read	Н	L	L	D оит	lcc1, lcc2	
Write	L	L	Χ	Din	lcc1, lcc2	

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.5 to VDD+0.5	V	
Тѕтс	Storage Temperature	-65 to +150	°C	
Рт	Power Dissipation	1.5	W	
VDD	VDD Related to GND	-0.2 to +3.9	V	

Note:

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the
device. This is a stress rating only and functional operation of the device at these or any other conditions above
those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect reliability.



ACTEST CONDITIONS

Parameter	Unit (2.4V-3.6V)	Unit (3.3V <u>+</u> 5%)	Unit (1.65V-2.2V)	
Input Pulse Level	0.4V to V _{DD} - 0.3V	0.4V to V _{DD} - 0.3V	0.4V to V _{DD} - 0.3V	
Input Rise and Fall Times	1V/ ns	1V/ ns	1V/ ns	
Input and Output Timing and Reference Level (VRef)	VDD /2	<u>VDD</u> + 0.05 2	0.9V	
Output Load	See Figures 1 and 2	See Figures 1 and 2	See Figures 1 and 2	
R1 (Ω)	1909	317	13500	
R2 (Ω)	1105	351	10800	
VTM (V)	3.0V	3.3V	1.8V	

ACTEST LOADS




Figure 1.




Figure 2.



DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

$V_{DD} = 3.3V \pm 5\%$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -4.0 \text{ mA}$	2.4	_	V
Vol	Output LOW Voltage	$V_{DD} = Min., I_{OL} = 8.0 \text{ mA}$	_	0.4	V
VIH	Input HIGH Voltage		2	V _{DD} + 0.3	V
VIL	Input LOW Voltage(1)		-0.3	8.0	V
ILI	Input Leakage	$GND \leq Vin \leq Vdd$	-1	1	μA
ILO	Output Leakage	$GND \le V_{OUT} \le V_{DD}$, Outputs Disabled	-1	1	μΑ

Note

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

$V_{DD} = 2.4V-3.6V$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -1.0 \text{ mA}$	1.8	_	V
Vol	Output LOW Voltage	VDD = Min., IOL = 1.0 mA	_	0.4	V
VIH	Input HIGH Voltage		2.0	VDD + 0.3	V
VIL	Input LOW Voltage(1)		-0.3	0.8	V
lu	Input Leakage	$GND \leq Vin \leq Vdd$	-1	1	μA
ILO	Output Leakage	GND ≤ Vout ≤ Vdd, Outputs Disabled	-1	1	μA

Note:

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

$V_{DD} = 1.65V-2.2V$

Symbol	Parameter	Test Conditions VDD	Min.	Max.	Unit
Vон	Output HIGH Voltage	Iон = -0.1 mA 1.65-2.	2V 1.4	_	V
Vol	Output LOW Voltage	IoL = 0.1 mA 1.65-2.	2V —	0.2	V
VIH	Input HIGH Voltage	1.65-2.	2V 1.4	V _{DD} + 0.2	V
VIL ⁽¹⁾	Input LOW Voltage	1.65-2.	2V -0.2	0.4	V
lu	Input Leakage	$GND \leq V IN \leq V DD$	–1	1	μA
ILO	Output Leakage	GND ≤ Vout ≤ Vdd, Outputs Di	sabled -1	1	μA

Note

VIL (min.) = -0.3V DC; VIL (min.) = -2.0V AC (pulse width < 10 ns). Not 100% tested.
 VIH (max.) = VDD + 0.3V DC; VIH (max.) = VDD + 2.0V AC (pulse width < 10 ns). Not 100% tested.

^{1.} V_{IL} (min.) = −0.3V DC; V_{IL} (min.) = −2.0V AC (pulse width < 10 ns). Not 100% tested.

V_{IH} (max.) = V_{DD} + 0.3V DC; V_{IH} (max.) = V_{DD} + 2.0V AC (pulse width < 10 ns). Not 100% tested.

^{1.} V_{IL} (min.) = −0.3V DC; V_{IL} (min.) = −2.0V AC (pulse width < 10 ns). Not 100% tested.

V_{IH} (max.) = V_{DD} + 0.3V DC; V_{IH} (max.) = V_{DD} + 2.0V AC (pulse width < 10 ns). Not 100% tested.



HIGH SPEED (IS63WV1288DALL/DBLL)

OPERATING RANGE (VDD) (IS63WV1288DALL)

Range	Ambient Temperature	V DD	Speed	
Commercial	0°C to +70°C	1.65V-2.2V	20ns	
Industrial	–40°C to +85°C	1.65V-2.2V	20ns	
Automotive	-40°C to +125°C	1.65V-2.2V	20ns	

OPERATING RANGE (VDD) (IS63WV1288DBLL)(1)

Range	Ambient Temperature	VDD (8 ns) ¹	VDD (10 ns) ¹
Commercial	0°C to +70°C	3.3V <u>+</u> 5%	2.4V-3.6V
Industrial	–40°C to +85°C	3.3V <u>+</u> 5%	2.4V-3.6V

Note:

OPERATING RANGE (VDD) (IS64WV1288DBLL)(2)

Range	Ambient Temperature	V _{DD} (8 ns) ²	VDD (10 ns) ²	
Automotive	-40°C to +125°C	3.3V <u>+</u> 5%	2.4V-3.6V	

Note:

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-	8	-1	10	-12	2	-2	20	
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Icc	VDD Dynamic Operating	V _{DD} = Max.,	Com.	_	65	_	50	_	45	_	40	mA
	Supply Current	IOUT = 0 mA, f = fMAX	Ind.	_	70	_	55	_	50	_	45	
		$\overline{CE} = VIL$	Auto.(3)	_	_	_	65	_	55	_	50	
		$\begin{array}{l} \text{Vin} \geq \text{Vdd} - 0.3\text{V, or} \\ \text{Vin} \leq \ 0.4\text{V} \end{array}$	typ. ⁽²⁾			45	5	4	5			
IsB2	CMOS Standby	V _{DD} = Max.,	Com.	_	40	_	40	_	40	_	40	μΑ
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$,	Ind.	_	55	_	55	_	55	_	55	
	, , ,	$V_{\text{IN}} \ge V_{\text{DD}} - 0.2V$, or	Auto.	_	_	_	90	_	90	_	90	
		$V_{IN} \leq ~0.2V, f = 0$	typ.(2)			4	ļ.		4			

Note:

- 1. At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
- 2. Typical values are measured at V_{DD} = 3.0V, T_A = 25°C and not 100% tested.
- 3. For Automotive grade at 15ns, typ. lcc = 38mA, not 100% tested.

^{1.} When operated in the range of 2.4V-3.6V, the device meets 10ns. When operated in the range of 3.3V \pm 5%, the device meets 8ns.

^{2.} When operated in the range of 2.4V-3.6V, the device meets 10ns. When operated in the range of $3.3V \pm 5\%$, the device meets 8ns.



LOW POWER (IS63WV1288DALS/DBLS)

OPERATING RANGE (VDD) (IS63WV1288DALS)

Range	Ambient Temperature	V DD	Speed	
Commercial	0°C to +70°C	1.65V-2.2V	45ns	
Industrial	–40°C to +85°C	1.65V-2.2V	45ns	
Automotive	-40°C to +125°C	1.65V-2.2V	55ns	

OPERATING RANGE (VDD) (IS63WV1288DBLS)

Range	Ambient Temperature	Vdd (35 ns)	
Commercial	0°C to +70°C	2.4V-3.6V	
Industrial	–40°C to +85°C	2.4V-3.6V	

OPERATING RANGE (VDD) (IS64WV1288DBLS)

Range	Ambient Temperature	Vdd (35 ns)	
Automotive	-40°C to +125°C	2.4V-3.6V	

POWER SUPPLY CHARACTERISTICS(1) (Over Operating Range)

				-25		-:	35		1 5	
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
lcc	VDD Dynamic Operating	VDD = Max.,	Com.	_	15	_	15	_	12	mA
	Supply Current	IOUT = 0 mA, f = fMAX	Ind.	_	20	_	20	_	18	
		$\overline{CE} = V_{IL}$	Auto.	_	30	_	30	_	25	
		$\begin{array}{l} \text{Vin} \geq \text{Vdd} - 0.3\text{V, or} \\ \text{Vin} \leq \ 0.4\text{V} \end{array}$	typ. ⁽²⁾	1	8					
IsB2	CMOS Standby	$V_{DD} = Max.,$	Com.	_	40	_	40	_	40	μΑ
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$,	Ind.	_	50	_	50	_	50	
		$V_{IN} \ge V_{DD} - 0.2V$, or	Auto.	_	75	_	75	_	75	
		$Vin \leq 0.2V, f = 0$	typ.(2)	4	4					

Note:

CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	pF
Cı/o	Input/Output Capacitance	VOUT = 0V	8	pF

Notes

^{1.} At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

^{2.} Typical values are measured at $V_{DD} = 3.0V$, $T_A = 25^{\circ}C$ and not 100% tested.

^{1.} Tested initially and after any design or process changes that may affect these parameters.

^{2.} Test conditions: Ta = 25°C, f = 1 MHz, VDD = 3.3V.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		-8	ns	-10	ns	-12	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	8	_	10	_	12	_	ns
taa	Address Access Time	_	8	_	10	_	12	ns
tона	Output Hold Time	2	_	2	_	2	_	ns
tace	CE Access Time	_	8	_	10	_	12	ns
t DOE	OE Access Time	_	4	_	5	_	6	ns
tLZOE ⁽²⁾	OE to Low-Z Output	0	_	0	_	0	_	ns
thzoe(2)	OE to High-Z Output	0	4	0	5	0	6	ns
tLZCE ⁽²⁾	CE to Low-Z Output	3	_	3	_	3	_	ns
thzce(2)	CE to High-Z Output	0	4	0	5	0	6	ns
t pu	CE to Power Up Time	0	_	0	_	0	_	ns
t PD	CE to Power Down Time	_	8	_	10	_	12	ns

Notes:

2. Tested with the loading specified in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

			-20 ns	-25	i ns	-3	5 ns	-45	i ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	20	_	25	_	35	_	45	_	ns
taa	Address Access Time		20	_	25	_	35	_	45	ns
t oha	Output Hold Time	2.5	_	6	_	8	_	10	_	ns
tace	CE Access Time		20	_	25	_	35	_	45	ns
t DOE	OE Access Time		8	_	12	_	15	_	20	ns
thzoe(2)	OE to High-Z Output	0	8	0	8	0	10	0	15	ns
tLZOE ⁽²⁾	OE to Low-Z Output	0	_	0	_	0	_	0	_	ns
thzce(2	CE to High-Z Output	0	8	0	8	0	10	0	15	ns
tLZCE ⁽²⁾	CE to Low-Z Output	3	_	10	_	10	_	10	_	ns

Notes:

^{1.} Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V loading specified in Figure 1.


^{1.} Test conditions assume signal transition times of 1.5 ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.

^{2.} Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


^{3.} Not 100% tested.



AC WAVEFORMS READ CYCLE NO. 1(1,2)



READ CYCLE NO. 2^(1,3)



Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 3. Address is valid prior to or coincident with $\overline{\text{CE}}$ LOW transitions.



WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range)

		-8	ns	-10	ns	-12	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	8	_	10	_	12	_	ns
tsce	CE to Write End	7	_	7	_	8	_	ns
taw	Address Setup Time to Write End	8	_	8	_	8	_	ns
tна	Address Hold from Write End	0	-	0	_	0	_	ns
t sa	Address Setup Time	0	_	0	_	0	_	ns
t PWE ₁ ⁽¹⁾	WE Pulse Width (OE High)	7	_	7	_	8	_	ns
t PWE ₂ ⁽²⁾	WE Pulse Width (OE Low)	8	_	10	_	12	_	ns
tsd	Data Setup to Write End	5	_	5	_	6	_	ns
thd	Data Hold from Write End	0	_	0	_	0	_	ns
thzwe ⁽²⁾	WE LOW to High-Z Output	_	4	_	5	_	6	ns
tLZWE ⁽²⁾	WE HIGH to Low-Z Output	3	_	3	_	3	_	ns

Notes:

- 1. Test conditions assume signal transition times of 3ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.

WRITE CYCLE SWITCHING CHARACTERISTICS(1,2) (Over Operating Range)

		-20	ns	-25	ns	-35	5 ns	-4	ōns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	20	_	25	_	35	_	45	_	ns
tsce	CE to Write End	12	_	18	_	25	_	35	_	ns
taw	Address Setup Time to Write End	12	_	15	_	25	_	35	_	ns
tна	Address Hold from Write End	0	_	0	_	0	_	0	_	ns
tsa	Address Setup Time	0	_	0	_	0	_	0	_	ns
tpwE1	$\overline{\text{WE}}$ Pulse Width ($\overline{\text{OE}}$ = HIGH)	12	_	18	_	30	_	35	_	ns
tpwE2	$\overline{\text{WE}}$ Pulse Width ($\overline{\text{OE}} = \text{LOW}$)	17	_	20	_	30	_	35	_	ns
tsd	Data Setup to Write End	9	_	12	_	15	_	20	_	ns
thd	Data Hold from Write End	0	_	0	_	0	_	0	_	ns
thzwe ⁽³⁾	WE LOW to High-Z Output	_	9	_	12	_	20	_	20	ns
tLZWE ⁽³⁾	WE HIGH to Low-Z Output	3	_	5	_	5	_	5	_	ns


Notes:

- 1. Test conditions assume signal transition times of 1.5ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.
- 2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{UB}}$ or $\overline{\text{LB}}$, and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.



AC WAVEFORMS


WRITE CYCLE NO. $1^{(1,2)}$ (\overline{CE} Controlled, \overline{OE} = HIGH or LOW)






AC WAVEFORMS

WRITE CYCLE NO. 2⁽¹⁾ (WE Controlled, \overline{OE} = HIGH during Write Cycle)



WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)



Notes

- 1. The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if \overline{OE} > VIH.



HIGH SPEED (IS63/4WV1288DALL/DBLL)

DATA RETENTION SWITCHING CHARACTERISTICS (2.4V-3.6V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. ⁽¹⁾	Max.	Unit
V _{DR}	VDD for Data Retention	See Data Retention Waveform		2.0	_	3.6	V
ldr	Data Retention Current	$V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	4	40	μΑ
			Ind.	_	_	55	
			Auto.			90	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns


Note 1: Typical values are measured at V_{DD} = 3.0V, T_A = 25°C and not 100% tested.

DATA RETENTION SWITCHING CHARACTERISTICS (1.65V-2.2V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		1.2	_	3.6	V
Idr	Data Retention Current	$V_{DD} = 1.2V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	4	40	μΑ
			Ind.	_	_	55	
			Auto.	_	_	90	
t sdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
t rdr	Recovery Time	See Data Retention Waveform		t RC	_	_	ns

Note 1: Typical values are measured at V_{DD} = 1.8V, T_A = 25°C and not 100% tested.

DATA RETENTION WAVEFORM (CE Controlled)





LOW POWER (IS63/4WV1288DALS/DBLS)

DATA RETENTION SWITCHING CHARACTERISTICS (2.4V-3.6V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		2.0	_	3.6	V
Idr	Data Retention Current	$V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	4	40	μΑ
			Ind.	_	_	50	
			Auto.			75	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
t rdr	Recovery Time	See Data Retention Waveform		t rc	_	_	ns


Note 1: Typical values are measured at V_{DD} = 3.0V, T_A = 25°C and not 100% tested.

DATA RETENTION SWITCHING CHARACTERISTICS (1.65V-2.2V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		1.2	_	3.6	V
Idr	Data Retention Current	$V_{DD} = 1.2V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	4	40	μА
			Ind.	_	_	50	
			Auto.	_	_	75	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns

Note 1: Typical values are measured at V_{DD} = 1.8V, T_A = 25°C and not 100% tested.

DATA RETENTION WAVEFORM (CE Controlled)





ORDERING INFORMATION

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
8	IS63WV1288DBLL-8TLI	32-pin TSOP (Type II), Lead-free
	IS63WV1288DBLL-8HLI	sTSOP (Type I) (8mm x13.4mm), Lead-free
	IS63WV1288DBLL-8JLI	32-pin SOJ (300-mil), Lead-free
10	IS63WV1288DBLL-10TLI	32-pin TSOP (Type II), Lead-free
	IS63WV1288DBLL-10HLI	sTSOP (Type I) (8mm x13.4mm), Lead-free
	IS63WV1288DBLL-10JLI	32-pin SOJ (300-mil), Lead-free

Automotive Range (A3): -40°C to +125°C

Speed (ns)	Order Part No.	Package
10(8*)	IS64WV1288DBLL-10CTLA3	32-pin TSOP (Type II), Copper Lead frame, Lead-free
	IS64WV1288DBLL-10HLA3	sTSOP (Type I) (8mm x13.4mm), Lead-free

Note:

^{1.} Speed = 8ns for V_{DD} = 3.3V + 5%. Speed = 10ns for V_{DD} = 2.4V-3.6V.



