CS 321- Quiz 2



Email address * maheeth2000@gmail.com	
Assume variables x, f, and d are of type int, float, and double, respectively. Their values are arbitrary, except that neither f nor d equals $+\infty$, $-\infty$, or NaN. For the following C expression, check whether it will always be true: $(f+d)-f=d$	0/1
Always True	
Not Always	
Other:	
Q2: Assuming all initial values registers are zero, In the following snippet of	/2

code the content of DE pair after the execution is (ans: XXXXH) LXI B, AABBH, MOV C,A LXI SP,4000H

PUSH H

POPD

microprocessor are	a bus(DB) and ac and	respectively.(Ans: XX and XX	2/2 ()
08 and 16			
Q2: PUSH PSW moves connotations, A, B,C, D, E,H,		owing register(s) to stack (use	2/2
		uses IEEE floating-point arithmetic	/1
where a floating point nu	ımber has 1 sign	bit, 4 exponent bits, and 3 fraction ne of the following, x.xxx, neg infinit	
In 8085, the longest insti	ruction is		/3
• •	•	uses IEEE floating-point arithmetic bit, 4 exponent bits, and 3 fraction	/1

instruction is usually placed at the end of subroutine/procedure 2/2 RET
Q2: Assuming all initial values registers are zero, In the following snippet of/2 code the content of DE pair after the execution is (ans: XXXXH)
LXI B, AABBH,
MOVCA
LXI SP,4000H
PUSH B
POP D
Q2: CZ (Call if zero) instruction combines the functions of and (/3 Ans: Mnemonic 1 and Mnemonic 2)
Suppose we have a 8-bit computer that uses IEEE floating-point arithmetic/1
where a floating point number has 1 sign bit, 4 exponent bits, and 3 fraction bits. The maximum posit ive De- normalised number is (Ans:0.XXXX)

The number of hardware interrupts (which require an external signal to interrupt) present in an 8085 microprocessor are	0/1
O 1	
O 2	
O 5	
O 13	
Other:	
QXX: HL register pair can be used as a	0/2
O Data pointer	
Memory pointer	
Stack Pointer	
option 1 and option 2	
Other:	
Name *	
Maheeth Reddy	
MVI B, 3EH is an example of addressing mode.	/1

Q2: The content of register A after the execution of the following Ans: XXH)	code is (···/2
MVI A,,44		
STA COOAH,		
MOVCA		
LXI H,COOA		
ADD M		
Suppose we have a 8-bit computer that uses IEEE floating-point a	arithmetic	···/1
Suppose we have a 8-bit computer that uses IEEE floating-point a where a floating point number has 1 sign bit, 4 exponent bits, and bits. The value of 01111 101 (give answer as one of the following, x. infinity, pos infinity, NAN)	3 fraction	···/1
where a floating point number has 1 sign bit, 4 exponent bits, and bits. The value of 01111 101 (give answer as one of the following, x.	3 fraction	0/2
where a floating point number has 1 sign bit, 4 exponent bits, and bits. The value of 01111 101 (give answer as one of the following, x. infinity, pos infinity, NAN)	3 fraction xxx, neg	
where a floating point number has 1 sign bit, 4 exponent bits, and bits. The value of 01111 101 (give answer as one of the following, x. infinity, pos infinity, NAN) Qxx: In an intel 8085 microprocessor, why is READY signal used?	3 fraction xxx, neg	
where a floating point number has 1 sign bit, 4 exponent bits, and bits. The value of 01111 101 (give answer as one of the following, x. infinity, pos infinity, NAN) Qxx: In an intel 8085 microprocessor, why is READY signal used? To indicate to user that the microprocessor is working and is ready for the proper WAIT states when the microprocessor is communicated.	3 fraction xxx, neg or use cating with a	0/2
where a floating point number has 1 sign bit, 4 exponent bits, and bits. The value of 01111 101 (give answer as one of the following, x. infinity, pos infinity, NAN) Qxx: In an intel 8085 microprocessor, why is READY signal used? To indicate to user that the microprocessor is working and is ready for the proper WAIT states when the microprocessor is communicate slow peripheral device To slow down a fast peripheral device so as to communicate at the microprocessor.	3 fraction xxx, neg or use cating with a	0/2

Assume variables x, f, and d are of type int, float, and double, respectively. 0/1 Their values are arbitrary, except that neither f nor d equals $+\infty$, $-\infty$, or NaN. For the following C expression, check whether it will always be true: $d*d >= 0.0$	
Always True	
O Not Always	
Other:	
Dall Number *	
Roll Number *	
1801CS31	
	_
Q7 Nine_ints are 9-bit signed two's complement integers. Nine_floats are 9- ···/1 bit floating point numbers with 4 bits for the exponent, 4 bits for the fraction, and 1 bit for the sign. Nine_floats are similar to IEEE floating point as far as layout of sign, exponent and fraction and represent special values (e.g. 0, pos and neg infinity, NAN) similar to how they are represented in 32 bit IEEE floating point. (Ans: xxx)	
7. The largest positive number we can represent with Nine ints?	
511	

ADD B CMA ANI 32H	
	ng five instructions were executed on an 8085/'. r. The Accumulator content after SUB M instruction is(
Ans: XXH)	
MVI A,44H	
STA COOAH,	
MOVCA	
LXI H,C00AH	
СМРМ	
SUB M	
n 8085, on exe	cution ofinstruction, the top of stack is loaded in/
Program Count	·

Q2: To store the following snippet of code requiresbytes of memory (XX) $\,$ \cdots /2

Q5:Which one of the following addressing technique is not used in 8085 microprocessor?	1/1
Register Immediate	
RelativeRegister indirect	
Tregister maneet	
QXX1: In 8085 name of the 16 bit registers is	0/1
QXX1: In 8085 name of the 16 bit registers is Stack pointer	0/1
	0/1
Stack pointer	0/1
Stack pointerMemory pointer	0/1

Qx: An 8085 microprocessor executes "LDA 2400H" with starting address location 1000H. While the instruction is fetched and executed, the sequence of values written at the address pins A15 – A8 is	3/3
1 0H, 10H,10H	
O 10H, 10H,11H	
O 10H, 10H,11 H	
O 10H, 00H,10H	
Other:	
Q2: Instruction CZ (Call if zero) takes T states to execute in 8085 (Ans: XX)	2/2
CMA is an example of addressing mode. Implied	/1
In the 8085 microprocessor, the RST6 instruction transfers the program execution to thelocation (XXXXH)	2/2
MOV A, M is an example of addressing mode. Register indirect	···/1

ns: XXH)	
MVI A,,44H	
STA COOAH,	
MOV C.A	
LXI H,COOAH	
INX H	
ADD M	

LDA 1050H is an example of addressing mode.	···/1
Direct	

Q2:The following five instructions were executed on an 8085 microproc The Accumulator value immediately after the execution of the fifth instr is	
MVI A, 33H MVI B, 78H ADD B CMA ANI 32H	
O0H	
1 0H	
The address/data bus in 8085 is	1/1
Multiplexed	
O Demultiplexed	
Decoded	

Encoded

Other:

Q2: In the following snippet of code the content of stack pointer after the execution of PUSH B instruction is (ans: XXXXH)	···/2
LXI B, AABBH,	
MOVCA	
LXI SP,4000H	
PUSH B	
POP D	
4000H	

QAA: In 8085 microprocessor address line for RST3 is(Ans: XXXXH)	2/2	
0018H		

Q4 2/2 In a hypothetical 10 bit processor uses 10 bit Floating point representation and assumes the following format 1bit sign | 4 bit Exponent 5 bit Mantissa 4. The minimum De-normalized number that can be represented in the system is? 0.00048828125 0.00097656250.001953125 None of these Q2: To run the following snippet of code requiresT states (XX) 2/2 LXI B, AABBH, MOV C,A LXI SP,4000H PUSH B POP D 46

Q6: . In 8085 microprocessor system with memory mapped I/O, which of the following is true?	3/3
Devices have 8-bit address line	
Devices are accessed using IN and OUT instructions	
There can be maximum of 256 input devices and 256 output devices	
Arithmetic and logic operations can be directly performed with the I/O data	
The flags are altered after execution of instructions every	/1
QX: Which one of the following is not a vectored interrupt?s	0/2
○ TRAP	
○ INTR	
RST 7.5	
RST 3	
RST 3 Other:	

Qx: An 8085 microprocessor executes "LDA 2400H" with starting address location 1000H. While the instruction is fetched and executed, the sequof values ALE in the first clock of every machine cycle respectively are	
1,0,1,0	
1,1,0,0	
1,1,1,1	
0,1,1,1	
Other:	
Interrupt has the highest priority in 8085 microprocess	sor. 2/2
TRAP	
Suppose we have a 8-bit computer that uses IEEE floating-point arithmethere a floating point number has 1 sign bit, 4 exponent bits, and 3 fractibits. The representation for 5/8 is (give answer in binary eg: 11000001)	
00110010	

Qx: An 8085 microprocessor executes "STA 1234H" with starting address location 1FFEH (STA copies the contents of the Accumulator to the 16-bit address location). While the instruction is fetched and executed, the sequence of values written at the address pins A15 – A8 is	0/3
1FH,1FH,20H,12H	
1FH,1FEH,1FH,12H	
1FH,1FH,12H,12H	
1FH,1FH,12H,20H,12H	
Other: 1FH,1FH,20H,20H	

Q2: In the following snippet of code the content of stack pointer after the execution of POP D instruction is (ans: XXXXH)

LXI B, AABBH,

MOV C,A

LXI SP,4000H

PUSH B

POP D

Q2: To store the following snippet of code requiresbytes of memory (XX)	2/2
LXI B, AABBH,	
MOVCA	
LXI SP,4000H	
PUSH B	
POP D	
09	
QZZ: instruction is required to rotate the content of accumulator one bit right along with carry RAR	2/2
QQ:The cycle required to fetch and execute an instruction in a 8085 microprocessor is which one of the following?	0/1
Clock cycle	
Memory cycle	
Machine cycle	
Instruction cycle	

Assume variables x, f, and d are of type int, float, and double, respectively. Their values are arbitrary, except that neither f nor d equals $+\infty$, $-\infty$, or NaN. For the following C expression, check whether it will always be true: $d == (double)(float) d$	1/1
Not Always	
Other:	
Suppose we have a 8-bit computer that uses IEEE floating-point arithmetic where a floating point number has 1 sign bit, 4 exponent bits, and 3 fraction bits. The representation for 5/8 is (give answer in decimal: -X.XX) 0.62	/2
Suppose we have a 8-bit computer that uses IEEE floating-point arithmetic where a floating point number has 1 sign bit, 4 exponent bits, and 3 fraction bits. The minimum positive De- normalised number is (Ans:0.XXXX) 0.0019	··/1
Q2: While calling a subroutine/procedure using CALL instruction, the address of next instruction of the program is stored in	··/2

The Accumulator value immediately after the execution of the fifth instruction is
MVI A, 33H MVI B, 78H ADD B CMA ANI 32H
O0H
● 10H
○ 11H
Qx: An 8085 microprocessor executes "LDA 2400H" with starting address 3/3 location 1000H. While the instruction is fetched and executed, the sequence of values written at the address pins A7 – A0 is (opcode for LDA: 3A)
O0H,3AH,01H,00H,02H, 24H, 03H, 03H
O0H,3AH,01H,00H,02H, 20H, 03H, 00H
O0H,3AH,01H,00H,02H, 24H, 03H, 20H
● 00H,3AH,01H,00H,02H, 24H, 03H, 00H
Other:

QXX1: 8085 microprocessor can supportdifferent instructions(Ans:XX)	/2
Q9 : Which of the following statements for Intel 8085 is correct?	3/3
Program Counter (PC) specifies the address of the instruction last executed PC specifies the address of the instruction being executed PC specifies the address of the instruction to be executed PC specifies the number of instructions executed so far Other:	

This content is neither created nor endorsed by Google. - <u>Terms of Service</u> - <u>Privacy Policy</u>

Google Forms