
#### INDIAN INSTITUTE OF TECHNOLOGY PATNA

### CS226- Lab 8


(Sequential Logic Design)

Q0: Study basic sequential elements J-K, Q and D flip flops.


Eg. J-K is shown here. Test all possible input combinations for each of the memory elements.




Q1: Simulate a 8 bit shift register using logic-sim. A 4 bit shift register design is shown.



**Q2:** Simulate a 4 bit parallel in Parallel out(PIPO) register..




Q3: Simulate a 4 bit counter using T flip flops. Design a 6 bit counter using T flip flops




### Q4:Simulate the multi-function Shift register using logic-sim


# Functions:

s1	s0	Operation
0	0	Maintain present value
0	1	Parallel load
1	0	Shift right
1	1	(unused - let's load 0s)





Q5: Here a 4x8 register file is shown. Design a 16x16 register file (include register file enable)



Q5:

**Logic-sim simulation submission should be individual.** Course work submission through Email: <a href="mailto:cs225.iitp@gmail.com">cs225.iitp@gmail.com</a>

(use email subject Lab8\_Logicsim\_your roll number).

Include a detailed word document or pdf with answers to each of the questions along with .circ file.

(submit a single zip file-doc+ \*.circ s). Submission deadline 31 st march 11 PM.

## Meeting Information

Meeting Topic: jimson jimson's Personal Room

Location: https://iitpatna.webex.com/iitpa...

Meeting number: 577 377 383

India Toll (Delhi): +91-11-6480-0114

India Toll (Hyderabad): +91-40-6480-0114

> Global call-in numbers

Access code: 577 377 383