# Lab\_CS322\_1\_December 2020





Email address *  maheeth2000@gmail.com
Roll Number *  1801CS31
Name *  Maheeth Reddy

```
✓ When the following code is run; the value of fun(0) is
```

```
1/1
```

```
typedef struct {
  int a[2];
  double d;
} struct t;

double fun(int i) {
  volatile struct t s;
  s.d = 3.14;
  s.a[i] = 1073741824;
  return s.d;
}
```

3.14



- Machine Specific (random value)
- Segmentation fault
- None of these
  - Other:

```
✓ When the following code is run; the value of fun(1) is
```

```
1/1
```

```
typedef struct {
  int a[2];
  double d;
} struct t;

double fun(int i) {
  volatile struct t s;
  s.d = 3.14;
  s.a[i] = 1073741824;
  return s.d;
}
```

- 3.14
- Machine Specific (random value)
- Segmentation fault
- None of these

```
typedef struct {
  int a[2];
  double d;
} struct t;

double fun(int i) {
  volatile struct t s;
  s.d = 3.14;
  s.a[i] = 1073741824;
  return s.d;
}
```

3.14

X

- Machine Specific (random value)
- Segmentation fault
- None of these

```
When the following code is run; the value of fun(3) is

typedef struct {
   int a[2];
   double d;
} struct t;

double fun(int i) {
   volatile struct t s;
   s.d = 3.14;
   s.a[i] = 1073741824;
   return s.d;
}

3.14

Machine Specific (random value)

Segmentation fault

1/1

**Total Company of the value of fun(3) is

1/1

**Total Company of the value of fun(3) is

1/1

**Total Company of the value of fun(3) is

1/1

**Total Company of the value of fun(3) is

1/1

**Total Company of the value of fun(3) is

1/1

**Total Company of the value of fun(3) is

1/1

**Total Company of the value of fun(3) is

1/1

**Total Company of the value of fun(3) is

1/1

**Total Company of the value of fun(3) is

1/1

**Total Company of the value of fun(3) is

1/1

**Total Company of the value of fun(3) is

1/1

**Total Company of the value of fun(3) is

1/1

**Total Company of the value of fun(3) is

1/1

**Total Company of the value of fun(3) is

1/1

**Total Company of the value of fun(3) is

1/2

**Total Company of the value of fun(3) is

1/2

**Total Company of the value of fun(3) is

1/2

**Total Company of the value of fun(3) is

1/2

**Total Company of the value of fun(3) is

1/2

**Total Company of the value of fun(3) is

1/2

**Total Company of the value of fun(3) is

1/2

**Total Company of the value of fun(3) is

1/2

**Total Company of the value of fun(3) is

1/2

**Total Company of the value of fun(3) is

1/2

**Total Company of the value of fun(3) is

1/2

**Total Company of the value of fun(3) is

1/2

**Total Company of function of fun(3) is

1/2

**Total Company of function of fun(4) is

**Total Company of function of fun(4) is

**Total Company of function of fun(4) is

**Total Company of fun(4) is

**Total Company of function of fun(4) is

**Total Company of function of fun(4) is

**Total Company of fun(4) is

**Total Company of function of fun(4) is

**Total Company of fun(4) is

**Tota
```

None of these

```
✓ When the following code is run; the value of fun(6) is
                                                        1/1
   typedef struct {
      int a[2];
      double d;
   } struct t;
   double fun(int i) {
      volatile struct t s;
      s.d = 3.14;
      s.a[i] = 1073741824;
      return s.d;
   }
   3.14
   Machine Specific (random value)
  Segmentation fault
   None of these
X Microarchitecture: Implementation of the architecture. One of the
                                                        0/1
   examples is
The byte-level programs that a processor executes
  A text representation of machine code
   cache sizes and core frequency
   instruction set specification
```

<b>✓</b>	Give answer as (XXH)	2/2
LXI LXI M\ SU	e following program start at location 0100H. SP, 00FF H, 0107 VI A, 20H B M e content of accumulator when the program counter reaches 0109H	is:
00H		<b>✓</b>
<b>~</b>	Give answer as (XXH)	1/1
LXI	SP, OOFF	
MV SUE ORI ADI	H, 0107 (I A, 20H B M I 40H D M at will be the result in the accumulator after the last instruction is execut	ted?
MV SUE ORI ADI	I A, 20H B M I 40H D M	ted?
LXI MV SUE ORI ADI Wh	I A, 20H I 40H D M at will be the result in the accumulator after the last instruction is execut	<b>✓</b>
LXI MV SUE ORI ADI Wh	I A, 20H B M I 40H D M	1/1
LXI MV SUE ORI ADI Wh	In an 8086 Microprocessor, given that the IP = 1230H and CS = 0100H	<b>✓</b>
LXI MV SUE ORI ADI Wh	In an 8086 Microprocessor, given that the IP = 1230H and CS = 0100H What is the physical address of the code.	<b>✓</b>
LXI MV SUE ORI ADI Wh	In an 8086 Microprocessor, given that the IP = 1230H and CS = 0100H What is the physical address of the code.	<b>✓</b>

✓ Give answer as (XXH)

2/2

•			2,0,11
2		MOV	A, B
3	START:	JMP	NEXT
4		MVI	B,00H
5		XRA	В
6		OUT	PORT 1
7		HLT	
8	NEXT:	XRA	В
9		IP	START

1

MVI B 87H

OUT PORT 2

11 HLT

10

## What is the output at PORT 2

87H

/

### ★ Give answer as (XXXps)

···/1


The multi-cycle has been broken down into 5 steps:

- 1. Hardware to support an instruction fetch
- 2. Hardware to support an instruction decode (i.e. a register file read)
- 3. Hardware to support instruction execution (i.e. the ALU)
- 4. Hardware to support a memory load or store
- 5. Hardware to support the write back of the ALU operation back to the register file Assume that each of the above steps takes the amount of time specified in the table below. (Fetch:305ps; Decode: 275ps; Execute:280ps; memory:305ps; Write Back:250ps)


Given the times for the <u>datapath</u> stages listed above, what would the *clock period* be for the entire <u>datapath</u>?


780ps





✓ In a x86-32 architecture pointers point to locations in memory that are 1/1 multiples of 32 bits apart. This statement is
○ True
False
✓ X86 assembly store the return value is always in when a function 2/2 is finished
O ebx
<pre>eax</pre>
есх
esp
Other:
✓ A RET instruction is equivalent to 1/1
O pop sp
o pop ip
О рор a
O push sp





The multi-cycle and pipelined datapaths have been broken down into 5 steps:

- 1. Hardware to support an instruction fetch
- 2. Hardware to support an instruction decode (i.e. a register file read)
- 3. Hardware to support instruction execution (i.e. the ALU)
- 4. Hardware to support a memory load or store
- 5. Hardware to support the write back of the ALU operation back to the register file Assume that each of the above steps takes the amount of time specified in the table below.

Fetch	Decode	Execute	Memory	Write Back
305 ps	275 ps	280 ps	305 ps	250 ps

In a pipelined datapath, assuming no hazards or stalls, how many seconds will it take to execute 1 instruction?



X For non-pipelined processor: what is the cycle time for processor (a)? ···/1 (Give answer in the format: XXXXps)

The 5 stages of the processor have the following latencies:

	Fetch	Decode	Execute	Memory	Writeback
a.	300 ps	400ps	350 ps	550 ps	100ps
b.	$200 \mathrm{ps}$	150ps	100ps	190ps	140ps

Assume that when pipelining, each pipeline stage costs 20 ps extra for the registers between pipeline stages.



X Pipelined processor: What is the cycle time for processor (a)? (Give answer in the format: XXXXps)

.../2

The 5 stages of the processor have the following latencies:

	Fetch	Decode	Execute	Memory	Writeback
a.	300 ps	400ps	350 ps	550 ps	100 ps
b.	$200 \mathrm{ps}$	150ps	100ps	190ps	140ps

Assume that when pipelining, each pipeline stage costs 20 ps extra for the registers between pipeline stages.



X For non-pipelined processor: what is the cycle time for processor (b)? .../1 (Give answer in the format: XXXps)

The 5 stages of the processor have the following latencies:

	Fetch	Decode	Execute	Memory	Writeback
a.	300 ps	400ps	350 ps	550 ps	$100 \mathrm{ps}$
b.	$200 \mathrm{ps}$	150ps	100ps	190ps	140 ps

Assume that when pipelining, each pipeline stage costs 20 ps extra for the registers between pipeline stages.

800ps	X

✓ For pipelined processor: what is the cycle time for processor (b)? (Give 1/1 answer in the format: XXXps)

The 5 stages of the processor have the following latencies:

	Fetch	Decode	Execute	Memory	Writeback
a.	300 ps	400ps	350 ps	550 ps	100 ps
b.	200 ps	150ps	100ps	190ps	140 ps

Assume that when pipelining, each pipeline stage costs 20 ps extra for the registers between pipeline stages.

220ps 🗸

- Consider the sequence of 8085 instructions given below:LXI H, 9258; 0/3 MOV A, M; CMA; MOV M, A; which one of the following is performed by this sequence?
- Ontents of location 9258 are moved to the accumulator
- Ontents of location 9258 are compared with the contents of accumulator
- Contents of location 9258 are complemented and stored in location 9258
- Contents of location 5892 are complemented and stored in location 5892

★ SI = displacement of 5th element	0/3
table1 DW 10 DUP (0)	
fill in the blanks in the following code: mov SI,; SI = displacement of 5th element	1)
O 5	
4	×
O 8	
O 10	
Other:	
compare 5th and 4th elements (fill the second blank). Assume instructions are executed.	e prior 3/3
·	e prior 3/3
instructions are executed.	e prior 3/3
Given the following declaration of table 1	e prior 3/3
Given the following declaration of table 1  table 1 DW 10 DUP (0)  fill in the blanks in the following code:	e prior 3/3
Given the following declaration of table1  table1 DW 10 DUP (0)  fill in the blanks in the following code:  mov SI, ; SI = displacement of 5th element  mov AX, table1[SI]	e prior 3/3
Given the following declaration of table1  table1 DW 10 DUP (0)  fill in the blanks in the following code: moy SI,; SI = displacement of 5th element moy AX, table1[SI] cmp AX,; compare 5th and 4th elements	e prior 3/3
Given the following declaration of table1  table1 DW 10 DUP (0)  fill in the blanks in the following code: mov SI,; SI = displacement of 5th element  mov AX, table1[SI] cmp AX,; compare 5th and 4th elements  cmp AX, [SI-6]	e prior 3/3

Given the following delay subroutine, determine the time delay when the routine is called.

Delay: mov AX, 0x20
mov CX,AX

Repeat: dec CX
jz repeat
iret

Assume that no. of clk cycles as follows: mov (1 cycle); dec (1, 2 if the result is 0);
And goto, iret (2). The processor operates at 1 MHz.

99us

90us

110us

¡DW 10; i DW 20; Check the following instructions legal/illegal Complete the table. Answer legal/illegal.

	instruction	comment
1	MOV AX, BL	Q1
2	MOV AL, BL	Q2

6

3	MOV AH, BL	Q3
4	MOV j, AL	Q4
5	MOV AL, į	Q5
6	MOV i, j	Q6
7	ADD 2, AX	Q7
8	ADD AX, 2	Q8
9	MOV AL, j	Q9
10	MOV AL, Byte PTR j	Q10

● legal ×

j DW 10 ; i DW 20; Check the following instructions legal/illegal Complete the table. Answer legal/illegal .

	instruction	comment
1	MOV AX, BL	Q1
2	MOV AL, BL	Q2

6

3	MOV AH, BL	Q3
4	MOV j, AL	Q4
5	MOV AL, į	Q5
6	MOV i, j	Q6
7	ADD 2, AX	Q7
8	ADD AX, 2	Q8
9	MOV AL, j	Q9
10	MOV AL, Byte PTR j	Q10



j DW 10 ; i DW 20; Check the following instructions legal/illegal Complete the table. Answer legal/illegal .

	instruction	comment
1	MOV AX, BL	Q1
2	MOV AL, BL	Q2

6

3	MOV AH, BL	Q3
4	MOV j, AL	Q4
5	MOV AL, į	Q5
6	MOV i, j	Q6
7	ADD 2, AX	Q7
8	ADD AX, 2	Q8
9	MOV AL, j	Q9
10	MOV AL, Byte PTR j	Q10

legal

j DW 10 ; i DW 20; Check the following instructions legal/illegal Complete the table. Answer legal/illegal .

	instruction	comment
1	MOV AX, BL	Q1
2	MOV AL, BL	Q2

6

3	MOV AH, BL	Q3
4	MOV j, AL	Q4
5	MOV AL, į	Q5
6	MOV i, j	Q6
7	ADD 2, AX	Q7
8	ADD AX, 2	Q8
9	MOV AL, j	Q9
10	MOV AL, Byte PTR j	Q10

legal

j DW 10; i DW 20; Check the following instructions legal/illegal Complete the table. Answer legal/illegal .

	instruction	comment
1	MOV AX, BL	Q1
2	MOV AL, BL	Q2

6

3	MOV AH, BL	Q3
4	MOV j, AL	Q4
5	MOV AL, į	Q5
6	MOV i, j	Q6
7	ADD 2, AX	Q7
8	ADD AX, 2	Q8
9	MOV AL, j	Q9
10	MOV AL, Byte PTR j	Q10

legal



j DW 10 ; i DW 20; Check the following instructions legal/illegal Complete the table. Answer legal/illegal .

	instruction	comment
1	MOV AX, BL	Q1
2	MOV AL, BL	Q2

6

3	MOV AH, BL	Q3
4	MOV i, AL	Q4
5	MOV AL, į	Q5
6	MOV i, j	Q6
7	ADD 2, AX	Q7
8	ADD AX, 2	Q8
9	MOV AL, j	Q9
10	MOV AL, Byte PTR j	Q10

legal

j DW 10 ; i DW 20; Check the following instructions legal/illegal Complete the table. Answer legal/illegal .

	instruction	comment
1	MOV AX, BL	Q1
2	MOV AL, BL	Q2

6

3	MOV AH, BL	Q3
4	MOV j, AL	Q4
5	MOV AL, į	Q5
6	MOV i, j	Q6
7	ADD 2, AX	Q7
8	ADD AX, 2	Q8
9	MOV AL, j	Q9
10	MOV AL, Byte PTR j	Q10

legal

j DW 10 ; i DW 20; Check the following instructions legal/illegal Complete the table. Answer legal/illegal .

	instruction	comment
1	MOV AX, BL	Q1
2	MOV AL, BL	Q2

6

3	MOV AH, BL	Q3
4	MOV j, AL	Q4
5	MOV AL, į	Q5
6	MOV i, j	Q6
7	ADD 2, AX	Q7
8	ADD AX, 2	Q8
9	MOV AL, j	Q9
10	MOV AL, Byte PTR j	Q10

legal

j DW 10 ; i DW 20; Check the following instructions legal/illegal Complete the table. Answer legal/illegal .

	instruction	comment
1	MOV AX, BL	Q1
2	MOV AL, BL	Q2

6

3	MOV AH, BL	Q3
4	MOV j, AL	Q4
5	MOV AL, į	Q5
6	MOV i, j	Q6
7	ADD 2, AX	Q7
8	ADD AX, 2	Q8
9	MOV AL, j	Q9
10	MOV AL, Byte PTR j	Q10

legal

j DW 10 ; i DW 20; Check the following instructions legal/illegal Complete the table. Answer legal/illegal .

	instruction	comment
1	MOV AX, BL	Q1
2	MOV AL, BL	Q2

6

3	MOV AH, BL	Q3
4	MOV j, AL	Q4
5	MOV AL, į	Q5
6	MOV i, j	Q6
7	ADD 2, AX	Q7
8	ADD AX, 2	Q8
9	MOV AL, j	Q9
10	MOV AL, Byte PTR j	Q10

legal

# Refer to this code fragment to answer the following questions:

```
.data
stuff dw 4 dup (?)
var1 dw 0
var2 dw 1
var3 dw 23Fh
inx dw?
string db 'ABCD'
array db 0,1,2,3,4,5,6,7
db 8,9,10,11,12,13,14,15
.code
       mov ax, seg @data
       mov ds,ax
       mov ax, var2
                             ;question a
       mov bx,ax
       mov al, string[bx]
                             ;question b, c
       mov cx,1122h
                             ;question d
       mov dl, cl
       mov dh, ah
       mov var1,dx
                             ;question e, f
       mov ah, dl
       mov array[8],ax
       leasi, array[bx+2]
                             ;question g
       mov al,[si]
                             ;question h
ends
```

0001h



0042h



0011h



all of the above

```
Refer to this code fragment to answer the following questions:
.data
stuff dw 4 dup (?)
var1 dw 0
var2 dw 1
var3 dw 23Fh
inx dw?
string db 'ABCD'
array db 0,1,2,3,4,5,6,7
db 8,9,10,11,12,13,14,15
.code
       mov ax, seg @data
       mov ds,ax
       mov ax, var2
                             ;question a
       mov bx,ax
       mov al, string[bx]
                             ;question b, c
       mov cx,1122h
                             ;question d
       mov dl, cl
       mov dh, ah
       mov var1,dx
                             ;question e, f
       mov ah, dl
       mov array[8],ax
       leasi, array[bx+2]
                             ;question g
       mov al,[si]
                             ;question h
ends
    0001h
    0042h
    1042h
```

X

```
Refer to this code fragment to answer the following questions:
.data
stuff dw 4 dup (?)
var1 dw 0
var2 dw 1
var3 dw 23Fh
inx dw?
string db 'ABCD'
array db 0,1,2,3,4,5,6,7
db 8,9,10,11,12,13,14,15
.code
       mov ax, seg @data
       mov ds,ax
       mov ax, var2
                             ;question a
       mov bx,ax
       mov al, string[bx]
                             ;question b, c
       mov cx,1122h
                             ;question d
       mov dl, cl
       mov dh, ah
       mov var1,dx
                             ;question e, f
       mov ah, dl
       mov array[8],ax
       leasi, array[bx+2]
                             ;question g
       mov al,[si]
                             ;question h
ends
    0001h
    0042h
```

O011h

question d: What is the effective address (offset) used for the memory address in this instruction? Refer to this code fragment to answer the following questions: .data stuff dw 4 dup (?) var1 dw 0 var2 dw 1 var3 dw 23Fh inx dw? string db 'ABCD' array db 0,1,2,3,4,5,6,7 db 8,9,10,11,12,13,14,15 .code mov ax, seg @data mov ds,ax mov ax, var2 ;question a mov bx,ax mov al, string[bx] ;question b, c mov cx,1122h ;question d mov dl, cl mov dh, ah ;question e, f mov var1,dx mov ah, dl mov array[8],ax leasi, array[bx+2] ;question g mov al,[si] ;question h ends 01h 11h 10h

```
Refer to this code fragment to answer the following questions:
.data
stuff dw 4 dup (?)
var1 dw 0
var2 dw 1
var3 dw 23Fh
inx dw?
string db 'ABCD'
array db 0,1,2,3,4,5,6,7
db 8,9,10,11,12,13,14,15
.code
       mov ax, seg @data
       mov ds,ax
       mov ax, var2
                             ;question a
       mov bx,ax
       mov al, string[bx]
                             ;question b, c
       mov cx,1122h
                             ;question d
       mov dl, cl
       mov dh, ah
       mov var1,dx
                             ;question e, f
       mov ah, dl
       mov array[8],ax
       leasi, array[bx+2]
                             ;question g
       mov al,[si]
                             ;question h
ends
    0001h
                                                                               X
    0002h
    2222
    0022h
```

question f: What is the effective address (offset) used for the memory 2/2 address in this instruction? Refer to this code fragment to answer the following questions: .data stuff dw 4 dup (?) var1 dw 0 var2 dw 1 var3 dw 23Fh inx dw? string db 'ABCD' array db 0,1,2,3,4,5,6,7 db 8,9,10,11,12,13,14,15 .code mov ax, seg @data mov ds,ax mov ax, var2 ;question a mov bx,ax mov al, string[bx] ;question b, c mov cx,1122h ;question d mov dl, cl mov dh, ah ;question e, f mov var1,dx mov ah, dl mov array[8],ax leasi, array[bx+2] ;question g mov al,[si] ;question h ends 0007h 0008h

000Ah

000Bh

X

#### Refer to this code fragment to answer the following questions:

```
.data
stuff dw 4 dup (?)
var1 dw 0
var2 dw 1
var3 dw 23Fh
inx dw?
string db 'ABCD'
array db 0,1,2,3,4,5,6,7
db 8,9,10,11,12,13,14,15
.code
       mov ax, seg @data
       mov ds,ax
       mov ax,var2
                             ;question a
       mov bx,ax
       mov al, string[bx]
                             ;question b, c
       mov cx,1122h
                             ;question d
       mov dl, cl
       mov dh, ah
       mov var1,dx
                             ;question e, f
       mov ah, dl
       mov array[8],ax
       leasi, array[bx+2]
                             ;question g
       mov al,[si]
                             ;question h
ends
    0017h
    0027h
    0018h
```

0019h

X

#### Refer to this code fragment to answer the following questions:

```
.data
stuff dw 4 dup (?)
var1 dw 0
var2 dw 1
var3 dw 23Fh
inx dw?
string db 'ABCD'
array db 0,1,2,3,4,5,6,7
db 8,9,10,11,12,13,14,15
.code
       mov ax, seg @data
       mov ds,ax
       mov ax, var2
                             ;question a
       mov bx,ax
       mov al, string[bx]
                             ;question b, c
       mov cx,1122h
                             ;question d
       mov dl, cl
       mov dh, ah
       mov var1,dx
                             ;question e, f
       mov ah, dl
       mov array[8],ax
       leasi, array[bx+2]
                             ;question g
       mov al,[si]
                             ;question h
ends
    2204h
    2200h
```

2201h

✓ The value of Q1

For the following sequence of MIPS instructions, the values registers after the code was executed.

```
li $t0,4
li $t1,7
li t2,3
sub $t3, $t1, $t2
beq $t0, $t3, next
add $S0, $zeo, $t3
j end
```

next: add \$s0, \$t1, \$t2 end:

Register Name	t0	t1	t2	t3	s0
Register Value	Q1	Q2	Q3	Q4	Q5

-			
/	_ \	- 1	$\cap$
-	- 1	- 1	
Λ.			$\circ$

_
-

None of these

	_				
( )	$\cap$ t	h	ρ	r	•

✓ The value of Q2

For the following sequence of MIPS instructions, the values registers after the code was executed.

```
li $t0,4
li $t1,7
li t2,3
sub $t3, $t1, $t2
beq $t0, $t3, next
add $S0, $zeo, $t3
j end
```

next: add \$s0, \$t1, \$t2 end:

Register Name	t0	t1	t2	t3	s0
Register Value	Q1	Q2	Q3	Q4	Q5

-			
-	- 1	- 1	
- (	- 1	- 1	ш
		- 1	v

(	- )	
W.		

•

None of these

Other:	

X The value of Q4 0/1

For the following sequence of MIPS instructions, the values registers after the code was executed.

```
li $t0,4
li $t1,7
li t2, 3
sub $t3, $t1, $t2
beg $t0, $t3, next
add $S0, $zeo, $t3
jend
```

next: add \$s0, \$t1, \$t2 end:

Register Name	t0	t1	t2	t3	s0
Register Value	Q1	Q2	Q3	Q4	Q5

		10
(	- )	- 10

×

- O 3
- None of these
  - Other:

✓ The value of Q4

For the following sequence of MIPS instructions, the values registers after the code was executed.

```
li $t0,4
li $t1,7
li t2,3
sub $t3, $t1, $t2
beq $t0, $t3, next
add $S0, $zeo, $t3
j end
```

next: add \$s0, \$t1, \$t2 end:

Register Name	t0	t1	t2	t3	s0
Register Value	Q1	Q2	Q3	Q4	Q5

	10
-)	- 10

3

None of these

Other:	

×	Suppose one of the following control signals in the multicycle 0/3 MIPSprocessor has a stuck-at-1 fault, meaning that the signal is always 1, regardless of its intended value. What instructions would malfunction? For Signal: MemtoReg
0	R-type, addi
0	addi only
0	Iw
	All instructions ×
<b>~</b>	Suppose one of the following control signals in the multicycle 3/3 MIPSprocessor has a stuck-at-1 fault, meaning that the signal is always 1, regardless of its intended value. What instructions would malfunction? For Signal: PCSrc
0	R-type, addi
0	addi only
0	Iw
	All instructions

X Your friend, the crack circuit designer, has offered to redesign one of the 0/3 units in the multicycle MIPS processor to be much faster. Using the delays from Table, which unit should she work on to obtain the greatest speedup of the overall processor?

Element	Parameter	Delay (ps)	
register clk-to-Q	t <sub>pcq</sub>	30	
register setup	$t_{ m setup}$	20	
multiplexer	t <sub>mux</sub>	25	
ALU	t <sub>ALU</sub>	200	
memory read	t <sub>mem</sub>	250	
register file read	t <sub>RFread</sub>	150	
register file setup	$t_{RFsetup}$	20	

- register file
- ALU
- All parts
- memory

X Your friend, the crack circuit designer, has offered to redesign one of the ---/3 units in the multicycle MIPS processor to be much faster. Using the delays from Table, which unit should she work on to obtain the greatest speedup of the overall processor? How fast should it be?

Element	Parameter	Delay (ps)	
register clk-to-Q	$t_{pcq}$	30	
register setup	$t_{ m setup}$	20	
multiplexer	t <sub>mux</sub>	25	
ALU	t <sub>ALU</sub>	200	
memory read	t <sub>mem</sub>	250	
register file read	t <sub>RFread</sub>	150	
register file setup	t <sub>RFsetup</sub>	20	



X Suppose the multicycle MIPS processor has the component delaysgiven 0/3 in Table . P. Hacker designs a new register file that has 40% less power but twice as much delay. Should she switch to the slower but lower power register file for her multicycle processor design?

Element	Parameter	Delay (ps)	
register clk-to-Q	t <sub>pcq</sub>	30	
register setup	$t_{ m setup}$	20	
multiplexer	t <sub>mux</sub>	25	
ALU	t <sub>ALU</sub>	200	
memory read	t <sub>mem</sub>	250	
register file read	t <sub>RFread</sub>	150	
register file setup	$t_{RFsetup}$	20	

	Ν	C
--	---	---

-		
	- )	Vac
	- /	100

•	It does not matter		>	

This content is neither created nor endorsed by Google. - <u>Terms of Service</u> - <u>Privacy Policy</u>

Google Forms