# **Computer Architecture Lab – CS322**

Name: M. Maheeth Reddy Roll No.: 1801CS31 Date: 31 October 2020

# <u>Lab 7 – Implement a RISC Single Cycle Processor</u>


\_\_\_\_\_

# **Task 1**:


(a)

Instruction	Encoding
sw \$6, 68(\$3)	0x <b>ac660044</b>


### <u>Implementation</u> (File: 1801CS31\_Lab7\_1.circ)



#### Contents of \$3 before execution




#### Contents of \$6 before execution




Instruction	Encoding
addi, \$2, \$0, 5	<u>Encoding</u> 0x <b>20020005</b>


# **Implementation** (File: 1801CS31\_Lab7\_2.circ)



## Contents of \$2 before execution




## Contents of \$2 after execution




**(c)** 

Instruction	Encoding
ori \$2, \$0, 5	0x <b>34020005</b>

# **Implementation** (File: 1801CS31\_Lab7\_3.circ)



## Contents of \$2 before execution



# Contents of \$2 after execution

