Quiz-3_CS321-4thNovember2020

Total points 33/50 ?

T.	- 4	
	- 1	-
	,	

Email address * maheeth2000@gmail.com	
Global variables are accessed using the global pointer (\$gp), which is initialized to	1/1
300080000	
200080000	
O 10000000	
700080000	
100080000	✓
✓ Opcode part of MIPS instruction has x bits (give answer in decimal) 6	2/2

		Assembler turns the assembly language code into an object file containing machine language code. Assuming two pass assembly process. In First pass	1/1
	0	assembler assigns and instruction addresses	
	0	finds all the symbols	
	0	Identifies labels and global variable names	
	•	All of the above	~
		Select from the following examples which meets architecture design principles: simplicity favors regularity	0/1
	0	Each instruction has a 6-bit opcode	
	0	MIPS has only 3 instruction formats (R-Type, I-Type, J-Type).	
	•	Each instruction format has the same number and order of operands	×
	0	Each instruction is the same size, making decoding hardware simple	
	0	All of the above	
	Corre	ect answer	
	•	All of the above	
	~	Which of the following is/ are pseudo-instructions (select all that apply)	1/1
	•	li	~
	0	ori	
	0	blt	
	0	addi	
!			

X	Consider memory storage of a 32-bit word stored at memory word 42 in a byte addressable memory. What are the byte addresses that memory word 42 spans? (give answer in hex eg. XX, XX,XX,XX).	า …/2
A8,	A9,AA,AB	×
Cori	rect answer	
A8,	A9, AA,AB	
~	The dynamic data segment holds the stack and the heap (\$sp), in MIPS \$sp is initialized to	1/1
0	300080000	
0	200080000	
0	10008000	
\bigcirc	0x700080000	
•	FFFFFC	✓
	Other:	
×	In MIPS, Frame pointer register is (give answer in decimal)	/2
28		×
Corı	rect answer	
30		

	42? (give answer in hex eg. XX).
A8	
	Number *
1801	JS31
	Assembler turns the assembly language code into an object file containing machine language code. Assuming two pass assembly process. In second pass
\bigcirc	assembler assigns and instruction addresses
0	finds all the symbols
0	Identifies labels and global variable names
•	produces the machine language code
\bigcirc	All of the above

★ 16 bit address can load word within the range of	0/1
2^17	×
2^16	
2^14	
2^15	
Correct answer	
2^15	
➤ In MIPS, Jump Register equivalent to instruction X86	···/2
jmp	×
Correct answers	
RET	
RETURN	
return	

	Suppose that "ALUOp1" in the single-cycleMIPS processor has a stuck- at-0 fault, meaning that the signal is always 0,regardless of its intended value. What instructions would malfunction? Why?	0/3
0	R-type	
0	Iw	
0	addi	
•	all of the above	×
Corre	ect answer	
•	R-type	
✓	operating system loads a program by reading the text segment of the executable file from a storage device (usually the hard disk) into the segment of memory.	2/2
0	data	
•	text	✓
0	stack	
0	heap	
✓	identify MIPS pseudoinstruction	1/1
0	beq	
0	ori	
•	move	✓
0	jmp	

Registers that used for Values for Function Results and Expression Evaluation	1/1
O 1-2	
2-3	✓
O 4-5	
6-7	
✓ In MIPS, stack pointer register is (give answer in decimal)	2/2
29	✓
✓ Select the odd one out	1/1
O IA-32	
MIPS	
SPARC	
PowerPC	
ESP-32	✓

Consider following instructions. addi \$s0, \$0, 73; sw \$t1, -7(\$t2); sul \$s7, \$s2. Which instructions from the list are I-type instructions?	o \$t1, 1/1
2-31-21-3	✓
✓ In MIPS, Jump And Link equivalent to instruction X86	2/2
✓ Functional Part of MIPS instruction has x bits (give answer in decim	al) 2/2
✓ Opcode part of MIPS instruction has x bits (give answer in decimal) 6	2/2

MIPS architecture defines an optional floating-point coprocessor,kno as coprocessor 1. There are X even-numbered registers are used to specify double-precision operations	wn 1/1
O 32	
16	✓
O 64	
O 8	
✓ NOP instruction can implemented using	1/1
add	
Sub	
O or	
all of the above	✓

×	Select from the following examples which meets architecture design principles: Make the common case fast	0/1
\bigcirc	Registers make the access to most recently accessed variables fast	
•	The RISC (reduced instruction set computer) architecture, makes the common/simple instructions fast because the computer must handle only a small number of simple instructions	×
0	Most instructions require all 32 bits of an instruction, so all instructions are 32 bit. The instruction size is chosen to make the common instructions fast.	S.
\bigcirc	All of the above	
Corr	ect answer	
•	All of the above	
×	Suppose that "MemWrite" in the single-cycle MIPS processor has a stuck-at-0 fault, meaning that the signal is always 0,regardless of its intended value. What instructions would malfunction? Why?	0/2
0	R-type	
\bigcirc	SW	
\bigcirc	addi	
•	all of the above	×
Corr	ect answer	
•	sw	

×	Which of the following statements best describes the use of the rt field 0/1 by the MIPs sw instruction
•	The contents of the rt register are added to the signed 16-bit constant and used as a memory address
0	The contents of the rt register are added to 4 times the signed 16-bit immediate field and used as a memory address
0	The contents of rt are stored into memory
0	The contents of the memory location with the address pointed to by rt are stored in memory
0	The 5-bit value encoded in the rt field is stored in memory
Corr	ect answer
•	The contents of rt are stored into memory
×	text segment stores the machine language program. It is large enough to 0/2 accommodate almost X MB of code
0	1024
	128
0	512
0	256
C	Other:
Corr	ect answer
•	256

✓ Jump instruction has x bits for address (give answer in deci	mal) 2/2
26	✓
✓ Suppose that "RegWrite" in the single-cycleMIPS processor at-0 fault, meaning that the signal is always 0,regardless of value. What instructions would malfunction? Why?	
R-type	
O lw	
addi	
all of the above	✓
✓ Opcode part of MIPS instruction has x bits (give answer in continuous)	decimal) 2/2
6	✓
Name *	
Maheeth Reddy	

This content is neither created nor endorsed by Google. - <u>Terms of Service</u> - <u>Privacy Policy</u>

Google Forms