

# Computer Architecture Lab – CS322

Name: M. Maheeth Reddy

Roll No.: 1801CS31

Date: 31 October 2020

## Lab 7 – Implement a RISC Single Cycle Processor


### Task 1:

(a)


Instruction  
sw \$6, 68(\$3)

Encoding  
0xac660044


### Implementation (File: 1801CS31\_Lab7\_1.circ)



Contents of \$3 before execution




Contents of \$6 before execution




(b)

<u>Instruction</u>	<u>Encoding</u>
addi, \$2, \$0, 5	0x20020005


**Implementation (File: 1801CS31\_Lab7\_2.circ)**



Contents of \$2 before execution




Contents of \$2 after execution




(c)

<u>Instruction</u>	<u>Encoding</u>
ori \$2, \$0, 5	0x34020005

**Implementation** (File: 1801CS31\_Lab7\_3.circ)



Contents of \$2 before execution



Contents of \$2 after execution

