





## Inverted Input A to make routing easier fix in FPGA











																		USRP2-Plus CODECs					
																	TIT	.E	\$Date\$		A		
																	FIL	FILE: codecs.sch REVISION: \$Rev\$					
																	PAG	PAGE 3 OF 12 DRAWN BY: \$Author\$					
3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24		















Bank 0, 2.5V RAM USRP2-Plus FPGA Bank 0 \$Date\$

DRAWN BY: \$Author\$

Bank 1, 2.5V No LVDS Out Ethernet SERDES Expansion LVDS in GMII RX CLK P21 IO L30P 1/RHCLK0 GMILTX\_CLK P25 CLK\_TO\_MAC P28 IO\_L31P\_1/RHCLK2 ser\_tx\_clk USRP2-Plus FPGA Bank 1 \$Date\$



Bank 3, 3.3V DAC ADC DB I/O LSDAC, LSADC FIXME --- Check all MISO connections {SEN,MOSI,SCLK}\_{TX\_DB,TX\_DAC,TX\_ADC,DAC} all moved to bank 2 (12 total lines) USRP2-Plus FPGA Bank 3 \$Date\$

