

# CURRENT MODE PWM CONTROLLER

#### **FEATURES**


- Optimized For Off-line and DC-to-DC Converters
- Low Start-Up Current (<1 mA)
- Automatic Feed Forward Compensation
- Pulse-by-Pulse Current Limiting
- Enhanced Load Response Characteristics
- Under-Voltage Lockout With Hysteresis
- Double Pulse Suppression
- High Current Totem Pole Output
- Internally Trimmed Bandgap Reference
- 500-kHz Operation
- Low R<sub>o</sub> Error Amp

#### DESCRIPTION

The UC1842/3/4/5 family of control devices provides the necessary features to implement off-line or dc-to-dc fixed frequency current mode control schemes with a minimal external parts count. Internally implemented circuits include under-voltage lockout featuring start up current less than 1 mA, a precision reference trimmed for accuracy at the error amp input, logic to insure latched operation, a PWM comparator which also provides current limit control, and a totem pole output stage designed to source or sink high peak current. The output stage, suitable for driving N-Channel MOSFETs, is low in the off state.

Differences between members of this family are the under-voltage lockout thresholds and maximum duty cycle ranges. The UC1842 and UC1844 have UVLO thresholds of 16  $\rm V_{ON}$  and 10  $\rm V_{OFF}$ , ideally suited to off-line applications. The corresponding thresholds for the UC1843 and UC1845 are 8.4 V and 7.6 V. The UC1842 and UC1843 can operate to duty cycles approaching 100%. A range of zero to 50% is obtained by the UC1844 and UC1845 by the addition of an internal toggle flip flop which blanks the output off every other clock cycle.

#### **BLOCK DIAGRAM**



Note 1: A/B A = DIL-8 Pin Number. B = SO-14 and CFP-14 Pin Number.

Note 2: Toggle flip flop used only in 1844 and 1845.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




# ABSOLUTE MAXIMUM RATINGS(1)

		UNIT
Cumply voltage	Low impedance source	30 V
Supply voltage	I <sub>CC</sub> < 30 mA	Self Limiting
Output current		±1 A
Output energy (capacitive loa	d)	5 μJ
Analog inputs (Pins 2, 3)	·	-0.3 V to 6.3 V
Error amp output sink current		10 mA
	T <sub>A</sub> ≤ 25°C (DIL-8)	1 W
Power dissipation	T <sub>A</sub> ≤ 25°C (SOIC-14)	725 mW
	T <sub>A</sub> ≤ 25°C (SOIC-8)	650 mW
Storage temperature range		−65°C to 150°C
Junction temperature range		−55°C to 150°C
Lead temperature (soldering,	10 seconds)	300°C

(1) All voltages are with respect to Pin 5. All currents are positive into the specified terminal. Consult Packaging Section of Databook for thermal limitations and considerations of packages.

#### **CONNECTION DIAGRAMS**



NC - No internal connection



#### THERMAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

PACKAGE		θјс	$\theta_{JA}$
DIL-8	J	28 <sup>(1)</sup>	125-160
	N	25	110(2)
SOIC-8	D8	42	84-160 <sup>(2)</sup>
SOIC-14	D14	35	50-120 <sup>(2)</sup>
CFP-14	W	5.49°C/W	175.4C/W
PLCC-20	Q	34	43-75 <sup>(2)</sup>

<sup>(1)</sup>  $\theta_{JC}$  data values stated were derived from MIL-STD-1835B.

#### **DISSIPATION RATINGS**

PACKAGE	T <sub>A</sub> ≤ 25°C	DERATING FACTOR	T <sub>A</sub> ≤ 70°C	T <sub>A</sub> ≤ 85°CPO	T <sub>A</sub> ≤ 125°C
	POWER RATING	ABOVE T <sub>A</sub> ≤ 25°C	POWER RATING	WER RATING	POWER RATING
W	700 mW	5.5 mW/°C	452 mW	370 mW	150 mW

#### **ELECTRICAL CHARACTERISTICS**

Unless otherwise stated, these specifications apply for  $-55^{\circ}C \le T_{A} \le 125^{\circ}C$  for the UC184X;  $-40^{\circ}C \le T_{A} \le 85^{\circ}C$  for the UC284X;  $0^{\circ}C \le T_{A} \le 70^{\circ}C$  for the 384X;  $V_{CC} = 15 \ V^{(1)}$ ;  $R_{T} = 10 \ k\Omega$ ;  $C_{T} = 3.3 \ nF$ ,  $T_{A} = T_{J}$ .

PARAMETER	TEST CONDITIONS		1842/3/4 2842/3/4	_	UC	/5	UNIT	
		MIN	TYP	MAX	MIN	TYP	MAX	
REFERENCE SECTION		<u>.</u>					,	
Output Voltage	$T_J = 25^{\circ}C, I_O = 1 \text{ mA}$	4.95	5.00	5.05	4.90	5.00	5.10	V
Line Regulation	12 ≤ V <sub>IN</sub> ≤ 25 V		6	20		6	20	mV
Load Regulation	$1 \le I_0 \le 20 \text{ mA}$		6	25		6	25	IIIV
Temp. Stability	See (2)(3)		0.2	0.4		0.2	0.4	mV/°C
Total Output Variation	Line, load, tempature (2)	4.9		5.1	4.82		5.18	V
Output Noise Voltage	10 Hz $\leq$ f $\leq$ 10 kHz, T <sub>J</sub> = 25°C <sup>(2)</sup>		50			50		μV
Long Term Stability	T <sub>A</sub> = 125°C, 1000 Hrs <sup>(2)</sup>		5	25		5	25	mV
Output Short Circuit		-30	-100	-180	-30	-100	-180	mA
OSCILLATOR SECTION							,	
Initial Accuracy	$T_J = 25^{\circ}C^{(4)}$	47	52	57	47	52	57	kHz
Voltage Stability	12 ≤ V <sub>CC</sub> ≤ 25 V		0.2%	1%		0.2%	1%	
Temp. Stability	$T_{MIN} \le T_A \le T_{MAX}^{(2)}$		5%			5%		
Amplitude	V <sub>PIN</sub> 4 peak-to-peak <sup>(2)</sup>		1.7			1.7		V

<sup>(1)</sup> Adjust  $V_{CC}$  above the start threshold before setting at 15 V.

(2) These parameters, although specified, are not 100% tested in production.

3) Temperature stability, sometimes referred to as average temperature coefficient, is described by the equation:

Temp Stability = 
$$\frac{V_{REF}(max) - V_{REF}(min)}{T_{J}(max) - T_{J}(min)}$$

TJ(max) - TJ(min)  $V_{REF(max)}$  and  $V_{REF(min)}$  are the maximum and minimum reference voltages measured over the appropriate temperature range. Note that the extremes in voltage do not necessarily occur at the extremes in temperature.

(4) Output frequency equals oscillator frequency for the UC1842 and UC1843. Output frequency is one half oscillator frequency for the UC1844 and UC1845.

<sup>(2)</sup> Specified θ<sub>JA</sub> (junction to ambient) is for devices mounted to 5 in² FR4 PC board with one ounce copper where noted. When resistance range is given, lower values are for 5 in². Test PWB was 0.062 in thick and typically used 0.635-mm trace widths for power packages and 1.3-mm trace widths for non-power packages with 100 x 100-mil probe land area at the end of each trace.



# **ELECTRICAL CHARACTERISTICS (continued)**

Unless otherwise stated, these specifications apply for  $-55^{\circ}C \le T_{A} \le 125^{\circ}C$  for the UC184X;  $-40^{\circ}C \le T_{A} \le 85^{\circ}C$  for the UC284X;  $0^{\circ}C \le T_{A} \le 70^{\circ}C$  for the 384X;  $V_{CC} = 15$  V;  $R_{T} = 10$  k $\Omega$ ;  $C_{T} = 3.3$  nF,  $T_{A} = T_{J}$ .

Input Voltage	PARAMETER	TEST CONDITIONS		1842/3/4 2842/3/4		UC	3842/3/4/	/5	UNIT	
Input Voltage   V_PRN   = 2.5 V			MIN	TYP	MAX	MIN	TYP	MAX		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	ERROR AMP SECTION									
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Input Voltage	V <sub>PIN 1</sub> = 2.5 V	2.45	2.50	2.55	2.42	2.50	2.58	V	
Unity Gain Bandwidth	Input Bias Current			-0.3	-1		-0.3	-2	μΑ	
PSRR	A <sub>VOL</sub>	$2 \le V_0 \le 4 V$	65	90		65	90		dB	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Unity Gain Bandwidth	$T_{J} = 25^{\circ}C^{(5)}$	0.7	1		0.7	1		MHz	
Output Source Current         V <sub>PIN 2</sub> = 2.3 V, V <sub>PIN 1</sub> = 5 V         -0.5         -0.8         -0.5         -0.8         MA           V <sub>OUT</sub> High         V <sub>PIN 2</sub> = 2.3 V, R <sub>L</sub> = 15 kΩ to ground         5         6         5         6         7         1.1         0.7         1.1         0.7         1.1         V         D         V         V         V         D <t< td=""><td>PSRR</td><td>12 ≤ V<sub>CC</sub>≤ 25 V</td><td>60</td><td>70</td><td></td><td>60</td><td>70</td><td></td><td>dB</td></t<>	PSRR	12 ≤ V <sub>CC</sub> ≤ 25 V	60	70		60	70		dB	
Output Source Current         V <sub>PIN 2</sub> = 2.3 V, N <sub>PIN 1</sub> = 5 V         -0.5         -0.8         -0.5         -0.8           V <sub>OUT</sub> High         V <sub>PIN 2</sub> = 2.3 V, R <sub>L</sub> = 15 kΩ to ground         5         6         5         6         V           V <sub>OUT</sub> Low         V <sub>PIN 2</sub> = 2.7 V, R <sub>L</sub> = 15 kΩ to pin 8         0.7         1.1         0.7         1.1         0.7         1.1         0.7         1.1         0.7         1.1         0.7         1.1         0.7         1.1         0.7         1.1         0.7         1.1         0.7         1.1         0.7         1.1         0.7         1.1         0.7         1.1         0.7         1.1         0.7         0.1         0.7         0.1         0.7         0.1         0.7         0.1         0.7         0.7         0.7         0.7         0.7         0.7         0.8         0.7         0.0         7.0         0.0 <td>Output Sink Current</td> <td>V<sub>PIN 2</sub> = 2.7 V, V<sub>PIN 1</sub> = 1.1 V</td> <td>2</td> <td>6</td> <td></td> <td>2</td> <td>6</td> <td></td> <td> A</td>	Output Sink Current	V <sub>PIN 2</sub> = 2.7 V, V <sub>PIN 1</sub> = 1.1 V	2	6		2	6		A	
Vour Low         V <sub>PIN 2</sub> = 2.7 V, R <sub>L</sub> = 15 kΩ to Pin 8         0.7         1.1         0.7         1.1           CURRENT SENSE SECTION           Gain         See (6)(7)         2.85         3         3.15         2.85         3         3.15         V/V           Maximum Input Signal         V <sub>PIN 1</sub> = 5 V (6)         0.9         1         1.1         0.9         1         1.1         V           PSRR         12 ≤ V <sub>CC</sub> ≤ 25 V (5)(6)         70         70         -2         -10         -2         -10         μA           Delay to Output         V <sub>PIN 3</sub> = 0 V to 2 V (6)         150         300         150         300         ns           OUTPUT SECTION           Output Low Level         Islank = 20 mA         1.5         2.2         1.5         2.2           Islank = 200 mA         13         13.5         13         13.5         1         1         0.4         1         0.4         1         0.4         1         0.4         1         0.4         1         0.4         1         0.4         1         0.4         1         0.4         0.1         0.4         0.1         0.4         0.1         0.4         0.1         0.4	Output Source Current	V <sub>PIN 2</sub> = 2.3 V, V <sub>PIN 1</sub> = 5 V	-0.5	-0.8		-0.5	-0.8		mA	
V <sub>QUT</sub> Low         V <sub>PIN 2</sub> = 2.7 V, R <sub>L</sub> = 15 kΩ to Pin 8         0.7         1.1         0.7         1.1           CURRENT SENSE SECTION           Gain         See (6)(7)         2.85         3         3.15         2.85         3         3.15         V/V           Maximum Input Signal         V <sub>PIN 1</sub> = 5 V (6)         0.9         1         1.1         0.9         1         1.1         0.9         1         1.1         V           PSRR         12 ≤ V <sub>CC</sub> ≤ 25 V (5)(6)         70         70         70         dB           Input Bias Current         -2         -10         -2         -10         μA           Delay to Output         V <sub>PIN 3</sub> = 0 V to 2 V (5)         150         300         150         300         ns           OUTPUT SECTION         USINK = 20 mA         0.1         0.4         0.1         0.4         0.1         0.4         0.1         0.4         0.1         0.4         0.1         0.4         0.1         0.4         0.1         0.4         0.1         0.4         0.1         0.4         0.1         0.4         0.1         0.4         0.1         0.5         0.1         0.1         0.1         0.1         0.1         <	V <sub>OUT</sub> High	$V_{PIN~2}$ = 2.3 V, $R_L$ = 15 k $\Omega$ to ground	5	6		5	6			
Gain         See (6)(7)         2.85         3         3.15         2.85         3         3.15         V/V           Maximum Input Signal         V <sub>PIN 1</sub> = 5 V (6)         0.9         1         1.1         0.9         1         1.1         V           PSRR         12 ≤ V <sub>CC</sub> ≤ 25 V (5)(6)         70         70         70         dB           Input Bias Current         -2         -10         -2         -10         μA           Delay to Output         V <sub>PIN 3</sub> = 0 V to 2 V (5)         150         300         150         300         ns           OUTPUT SECTION           Output Low Level         Isink = 20 mA         0.1         0.4	V <sub>OUT</sub> Low	$V_{PIN 2} = 2.7 \text{ V}, R_{L} = 15 \text{ k}\Omega \text{ to Pin 8}$		0.7	1.1		0.7	1.1	V	
Maximum Input Signal         V <sub>PIN 1</sub> = 5 V (6)         0.9         1         1.1         0.9         1         1.1         V           PSRR         12 ≤ V <sub>CC</sub> ≤ 25 V (5)(6)         70         70         70         dB           Input Bias Current         -2         -10         -2         -10         μA           Delay to Output         V <sub>PIN 3</sub> = 0 V to 2 V (5)         150         300         150         300         ns           OUTPUT SECTION           Output Low Level         I <sub>SINK</sub> = 20 mA         1.5         2.2         1.5         2.2         1.5         2.2         1.5         2.2         1.5         2.2         1.5         2.2         1.5         2.2         1.5         2.2         1.5         2.2         1.5         2.2         1.5         2.2         1.5         2.2         1.5         2.2         1.5         2.2         1.5         2.2         1.5         2.2         1.5         2.2         1.5         2.2         1.5         1.5         1.5         1.5         1.5         1.5         1.5         1.5         1.5         1.5         1.5         1.5         1.5         1.5         1.5         1.5         1.5         1.5         1.5 <td>CURRENT SENSE SECTION</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	CURRENT SENSE SECTION									
PSRR	Gain	See (6)(7)	2.85	3	3.15	2.85	3	3.15	V/V	
Input Bias Current	Maximum Input Signal	V <sub>PIN 1</sub> = 5 V <sup>(6)</sup>	0.9	1	1.1	0.9	1	1.1	V	
Delay to Output         V <sub>PIN 3</sub> = 0 V to 2 V (5)         150         300         150         300         ns           OUTPUT SECTION           Output Low Level         Islink = 20 mA         0.1         0.4         0.1         0.4           Islink = 200 mA         1.5         2.2         1.5         2.2           Output High Level         Isource = 20 mA         13         13.5         13         13.5           Rise Time         T J = 25°C, C L = 1 nF (5)         50         150         50         150           Fall Time         T J = 25°C, C L = 1 nF (5)         50         150         50         150           UNDER-VOLTAGE LOCKOUT SECTION           Start Threshold         X842/4         15         16         17         14.5         16         17.5           X843/5         7.8         8.4         9.0         7.8         8.4         9.0           Min. Operating Voltage After Turn On         X842/4         9         10         11         8.5         10         11.5           Yew Section           Maximum Duty Cycle         X842/3         95%         97%         100%         95%         97%         100%	PSRR	12 ≤ V <sub>CC</sub> ≤ 25 V <sup>(5)(6)</sup>		70			70		dB	
OUTPUT SECTION           Output Low Level         Isink = 20 mA         0.1         0.4         0.1         0.4           Isink = 200 mA         1.5         2.2         1.5         2.2           Output High Level         Isource = 20 mA         13         13.5         13         13.5           Rise Time         T J = 25°C, C L = 1 nF (5)         50         150         50         150           Fall Time         T J = 25°C, C L = 1 nF (5)         50         150         50         150           UNDER-VOLTAGE LOCKOUT SECTION           Start Threshold         X842/4         15         16         17         14.5         16         17.5           X843/5         7.8         8.4         9.0         7.8         8.4         9.0           Min. Operating Voltage After Turn On         X842/4         9         10         11         8.5         10         11.5           PWM SECTION           Maximum Duty Cycle         X842/3         95%         97%         100%         95%         97%         100%           Minimum Duty Cycle         X842/3         95%         97%         100%         0%         0% <td co<="" td=""><td>Input Bias Current</td><td></td><td></td><td>-2</td><td>-10</td><td></td><td>-2</td><td>-10</td><td>μΑ</td></td>	<td>Input Bias Current</td> <td></td> <td></td> <td>-2</td> <td>-10</td> <td></td> <td>-2</td> <td>-10</td> <td>μΑ</td>	Input Bias Current			-2	-10		-2	-10	μΑ
Output Low Level         Isink = 20 mA         0.1         0.4         0.1         0.4           Output High Level         Isource = 20 mA         1.5         2.2         1.5         2.2           Output High Level         Isource = 200 mA         13         13.5         13         13.5           Rise Time         T <sub>J</sub> = 25°C, C <sub>L</sub> = 1 nF (5)         50         150         50         150           Fall Time         T <sub>J</sub> = 25°C, C <sub>L</sub> = 1nF (5)         50         150         50         150           UNDER-VOLTAGE LOCKOUT SECTION           Start Threshold         X842/4         15         16         17         14.5         16         17.5           X843/5         7.8         8.4         9.0         7.8         8.4         9.0           Min. Operating Voltage After Turn On         X842/4         9         10         11         8.5         10         11.5           PWM SECTION           Maximum Duty Cycle         X842/3         95%         97%         100%         95%         97%         100%           Maximum Duty Cycle         46%         48%         50%         47%         48%         50%           TOTAL STANDBY CURRENT<	Delay to Output	V <sub>PIN 3</sub> = 0 V to 2 V <sup>(5)</sup>		150	300		150	300	ns	
Output Low Level         I <sub>SINK</sub> = 200 mA         1.5         2.2         1.5         2.2           Output High Level         I <sub>SOURCE</sub> = 20 mA         13         13.5         13         13.5           Rise Time         T <sub>J</sub> = 25°C, C <sub>L</sub> = 1 nF (5)         50         150         50         150           Fall Time         T <sub>J</sub> = 25°C, C <sub>L</sub> = 1 nF (5)         50         150         50         150           UNDER-VOLTAGE LOCKOUT SECTION           X842/4         15         16         17         14.5         16         17.5           X843/5         7.8         8.4         9.0         7.8         8.4         9.0           Min. Operating Voltage After Turn On         X842/4         9         10         11         8.5         10         11.5           VWM SECTION           Maximum Duty Cycle         X842/3         95%         97%         100%         95%         97%         100%           Maximum Duty Cycle         X844/5         46%         48%         50%         47%         48%         50%           Minimum Duty Cycle         0         0         0%         0%         0%           TOTAL STANDBY CUrrent <t< td=""><td>OUTPUT SECTION</td><td></td><td></td><td></td><td>,</td><td></td><td></td><td>•</td><td></td></t<>	OUTPUT SECTION				,			•		
Sink = 200 mA	Output Love Love L	I <sub>SINK</sub> = 20 mA		0.1	0.4		0.1	0.4		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Output Low Level	I <sub>SINK</sub> = 200 mA		1.5	2.2		1.5	2.2	\/	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Output High Lovel	I <sub>SOURCE</sub> = 20 mA	13	13.5		13	13.5		V	
Fall Time	Output High Level	I <sub>SOURCE</sub> = 200 mA	12	13.5		12	13.5			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Rise Time	$T_J = 25$ °C, $C_L = 1 \text{ nF}^{(5)}$		50	150		50	150		
Start Threshold   X842/4   15   16   17   14.5   16   17.5	Fall Time	$T_J = 25^{\circ}C, C_L = 1nF^{(5)}$		50	150		50	150	ns	
Start Threshold   X843/5   7.8   8.4   9.0   7.8   8.4   9.0   9.0	UNDER-VOLTAGE LOCKOUT	SECTION								
X843/5   7.8   8.4   9.0   7.8   8.4   9.0   9.0   Min. Operating Voltage After Turn On   X842/4   9   10   11   8.5   10   11.5   X843/5   7.0   7.6   8.2   7.0   7.6   8.2	Ctart Thread ald	X842/4	15	16	17	14.5	16	17.5		
Min. Operating Voltage After Turn On         X842/4         9         10         11         8.5         10         11.5           Turn On         7.0         7.6         8.2         7.0         7.6         8.2           PWM SECTION           Maximum Duty Cycle         X842/3         95%         97%         100%         95%         97%         100%           Minimum Duty Cycle         0%         46%         48%         50%         47%         48%         50%           TOTAL STANDBY CURRENT           Start-Up Current         0.5         1         0.5         1           Operating Supply Current         V <sub>PIN 2</sub> = V <sub>PIN 3</sub> = 0 V         11         17         11         17	Start Threshold	X843/5	7.8	8.4	9.0	7.8	8.4	9.0	\/	
Turn On         X843/5         7.0         7.6         8.2         7.0         7.6         8.2           PWM SECTION           Maximum Duty Cycle         X842/3         95%         97%         100%         95%         97%         100%           Minimum Duty Cycle         46%         48%         50%         47%         48%         50%           Minimum Duty Cycle         0%         0%         0%         0%           TOTAL STANDBY CURRENT         Start-Up Current         0.5         1         0.5         1           Operating Supply Current         V <sub>PIN 2</sub> = V <sub>PIN 3</sub> = 0 V         11         17         11         17	Min. Operating Voltage After	X842/4	9	10	11	8.5	10	11.5	V	
X842/3         95%         97%         100%         95%         97%         100%           Maximum Duty Cycle         46%         48%         50%         47%         48%         50%           Minimum Duty Cycle         0%         0%         0%         0%         0%           TOTAL STANDBY CURRENT           Start-Up Current         0.5         1	Turn On	X843/5	7.0	7.6	8.2	7.0	7.6	8.2		
Maximum Duty Cycle         X844/5         46%         48%         50%         47%         48%         50%           Minimum Duty Cycle         0%         0%         0%           TOTAL STANDBY CURRENT           Start-Up Current         0.5         1         0.5         1           Operating Supply Current         V <sub>PIN 2</sub> = V <sub>PIN 3</sub> = 0 V         11         17         11         17	PWM SECTION			1	<u>'</u>					
X844/5   46%   48%   50%   47%   48%   50%     Minimum Duty Cycle	Marrian van Duter Creals	X842/3	95%	97%	100%	95%	97%	100%		
TOTAL STANDBY CURRENT           Start-Up Current         0.5         1         0.5         1           Operating Supply Current         V <sub>PIN 2</sub> = V <sub>PIN 3</sub> = 0 V         11         17         11         17	iviaximum Duty Cycle	X844/5	46%	48%	50%	47%	48%	50%		
Start-Up Current         0.5         1         0.5         1           Operating Supply Current         V <sub>PIN 2</sub> = V <sub>PIN 3</sub> = 0 V         11         17         11         17	Minimum Duty Cycle				0%			0%		
Operating Supply Current V <sub>PIN 2</sub> = V <sub>PIN 3</sub> = 0 V 11 17 11 17 mA	TOTAL STANDBY CURRENT			<u> </u>						
Operating Supply Current $V_{PIN \ 2} = V_{PIN \ 3} = 0 \ V$ 11 17 11 17	Start-Up Current			0.5	1		0.5	1	A	
	Operating Supply Current	V <sub>PIN 2</sub> = V <sub>PIN 3</sub> = 0 V		11	17		11	17	mA	
	V <sub>CC</sub> Zener Voltager		30	34		30	34		V	


These parameters, although specified, are not 100% tested in production.

(6) Parameter measured at trip point of latch with 
$$V_{PIN 2} = 0$$
.  
(7) Gain defined as:  $A = \frac{\Delta VPIN 1}{\Delta VPIN 3}$ ,  $0 \le VPIN 3 \le 0.8 \text{ V}$ 




### **ERROR AMP CONFIGURATION**

Error amp can source or sink up to 0.5 mA.




### **UNDER-VOLTAGE LOCKOUT**

During under-voltage lock-out, the output drive is biased to sink minor amounts of current. Pin 6 should be shunted to ground with a bleeder resistor to prevent activating the power switch with extraneous leakage currents.




## **CURRENT SENSE CIRCUIT**

A small RC filter may be required to suppress switch transients.







### **OSCILLATOR SECTION**



## **OUTPUT SATURATION CHARACTERISTICS**




### **ERROR AMPLIFIER OPEN-LOOP FREQUENCY RESPONSE**






#### **OPEN-LOOP LABORATORY FIXTURE**

High peak currents associated with capacitive loads necessitate careful grounding techniques. Timing and bypas capacitors should be conected close to pin 5 in a single point ground. The transistor and 5k potentiometer are used to sample the oscillator waveform and apply an adjustable ramp to pin 3.




#### SHUTDOWN TECHNIQUES

Shutdown of the UC1842 can be accomplished by two methods; either raise pin 3 above 1 V or pull pin 1 below a voltage two diode drops above ground. Either method causses the output of the PWM comparator to be high (refer to block diagram). The PWM latch is reset dominant so that the output will remain low until the next clock cycle after the shutdown condition at pin 1 and/or 3 is removed. In one example, an externally latched shutdown may be accomplished by adding an SCR which will be reset by cycling V<sub>CC</sub> below the lower UVLO threshold. At this pint the reference turns off, allowing the SCR to reset.





# **OFFLINE FLYBACK REGULATOR**




### **Power Supply Specifications**

- 1. Input Voltages
- a. 5VAC to 130VA (50 Hz/60 Hz)
- 2. Line Isolation: 3750 V
- 3. Switchng Frequency: 40 kHz
- 4. Efficiency at Full Load 70%
- 5. Output Voltage:
- a. +5 V, ±5%; 1A to 4A load Ripple voltage: 50 mV P-P Max
- b. +12 V, ±3%; 0.1A to 0.3A load Ripple voltage: 100 mV P-P Max
- c. -12 V, ±3%; 0.1A to 0.3A load
   Ripple voltage: 100 mV P-P Max

## **SLOPE COMPENSATION**

A fraction of the oscillator ramp can be resistively summed with the current sense signal to provide slope compensation for converters requiring duty cycles over 50%.



### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
5962-8670401PA	ACTIVE	CDIP	JG	8	1	TBD	Call TI	Call TI	
5962-8670401XA	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Call TI	
5962-8670402PA	ACTIVE	CDIP	JG	8	1	TBD	Call TI	Call TI	
5962-8670402XA	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Call TI	
5962-8670403PA	ACTIVE	CDIP	JG	8	1	TBD	Call TI	Call TI	
5962-8670403XA	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Call TI	
5962-8670404DA	ACTIVE	CFP	W	14	1	TBD	Call TI	Call TI	
5962-8670404PA	ACTIVE	CDIP	JG	8	1	TBD	Call TI	Call TI	
5962-8670404XA	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Call TI	
UC1842J	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	
UC1842J883B	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	
UC1842L883B	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
UC1842W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	
UC1843J	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	
UC1843J883B	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	
UC1843L	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
UC1843L883B	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
UC1843W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	
UC1844J	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	
UC1844J883B	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	
UC1844L883B	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
UC1845J	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	
UC1845J883B	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	
UC1845L	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
UC1845L883B	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
UC1845W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	
UC1845W883B	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	
UC2842D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	



Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
UC2842D8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2842D8G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2842D8TR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2842D8TRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2842DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2842DTR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2842DTRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2842J	OBSOLETE	CDIP	JG	8		TBD	Call TI	Call TI	
UC2842N	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC2842NG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC2843D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2843D8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2843D8G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2843D8TR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2843D8TRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2843DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2843DTR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2843DTRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2843J	OBSOLETE	CDIP	JG	8		TBD	Call TI	Call TI	



Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
UC2843N	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC2843NG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC2844D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2844D8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2844D8G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2844D8TR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2844D8TRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2844DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2844DTR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2844DTRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2844N	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC2844NG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC2845D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2845D8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2845D8G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2845D8TR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2845D8TRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2845DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	



Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
UC2845DTR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2845DTRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2845J	OBSOLETE	CDIP	JG	8		TBD	Call TI	Call TI	
UC2845N	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC2845NG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC3842D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3842D8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3842D8G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3842D8TR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3842D8TRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3842DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3842DTR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3842DTRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3842N	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC3842NG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC3843D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3843D8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3843D8G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	



Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
UC3843D8TR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3843D8TRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3843DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3843DTR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3843DTRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3843N	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC3843NG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC3843QTR	OBSOLETE	PLCC	FN	20		TBD	Call TI	Call TI	
UC3844D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3844D8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3844D8G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3844D8TR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3844D8TRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3844DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3844DTR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3844DTRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3844N	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC3844NG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC3845AJ	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	





www.ti.com 5-Sep-2011

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
UC3845D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3845D8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3845D8G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3845D8TR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3845D8TRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3845DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3845DTR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3845DTRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3845N	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC3845NG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.





(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF UC1842, UC1843, UC1844, UC1845, UC3842, UC3843, UC3844, UC3845, UC3845AM:

Catalog: UC3842, UC3843, UC3844, UC3845, UC3842M, UC3845A

Military: UC1842, UC1843, UC1844, UC1845

• Space: UC1842-SP, UC1843-SP, UC1844-SP, UC1845-SP

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application



19-Mar-2008

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UC2842D8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2842DTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC2843D8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2843DTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC2844D8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2844DTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC2845D8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2845DTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC3842D8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC3842DTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC3843D8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC3843DTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC3844D8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC3844DTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC3845D8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC3845DTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UC2842D8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC2842DTR	SOIC	D	14	2500	333.2	345.9	28.6
UC2843D8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC2843DTR	SOIC	D	14	2500	333.2	345.9	28.6
UC2844D8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC2844DTR	SOIC	D	14	2500	333.2	345.9	28.6
UC2845D8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC2845DTR	SOIC	D	14	2500	333.2	345.9	28.6
UC3842D8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC3842DTR	SOIC	D	14	2500	333.2	345.9	28.6
UC3843D8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC3843DTR	SOIC	D	14	2500	333.2	345.9	28.6
UC3844D8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC3844DTR	SOIC	D	14	2500	333.2	345.9	28.6
UC3845D8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC3845DTR	SOIC	D	14	2500	333.2	345.9	28.6

## JG (R-GDIP-T8)

#### **CERAMIC DUAL-IN-LINE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8

# W (R-GDFP-F14)

# CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



# FK (S-CQCC-N\*\*)

# LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



# P (R-PDIP-T8)

# PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



# D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### FN (S-PQCC-J\*\*)

#### 20 PIN SHOWN

#### PLASTIC J-LEADED CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-018

# D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>