

x86 and amd64 instruction reference

Derived from the December 2023 version of the [Intel® 64 and IA-32 Architectures Software Developer's Manual](#). Last updated 2024-02-18.

THIS REFERENCE IS NOT PERFECT. It's been mechanically separated into distinct files by a dumb script. It may be enough to replace the official documentation on your weekend reverse engineering project, but for anything where money is at stake, go get the official and freely available documentation.

Core Instructions

Mnemonic	Summary
AAA	ASCII Adjust After Addition
AAD	ASCII Adjust AX Before Division
AAM	ASCII Adjust AX After Multiply
AAS	ASCII Adjust AL After Subtraction
ADC	Add With Carry
ADCX	Unsigned Integer Addition of Two Operands With Carry Flag
ADD	Add
ADDPD	Add Packed Double Precision Floating-Point Values
ADDPS	Add Packed Single Precision Floating-Point Values
ADDSD	Add Scalar Double Precision Floating-Point Values
ADDSS	Add Scalar Single Precision Floating-Point Values
ADDSUBPD	Packed Double Precision Floating-Point Add/Subtract
ADDSUBPS	Packed Single Precision Floating-Point Add/Subtract
ADOX	Unsigned Integer Addition of Two Operands With Overflow Flag
AESDEC	Perform One Round of an AES Decryption Flow
AESDEC128KL	Perform Ten Rounds of AES Decryption Flow With Key Locker Using 128-BitKey
AESDEC256KL	Perform 14 Rounds of AES Decryption Flow With Key Locker Using 256-Bit Key
AESDECLAST	Perform Last Round of an AES Decryption Flow
AESDECWIDE128KL	Perform Ten Rounds of AES Decryption Flow With Key Locker on 8 BlocksUsing 128-Bit Key
AESDECWIDE256KL	Perform 14 Rounds of AES Decryption Flow With Key Locker on 8 BlocksUsing 256-Bit Key
AESENC	Perform One Round of an AES Encryption Flow
AESENC128KL	Perform Ten Rounds of AES Encryption Flow With Key Locker Using 128-Bit Key
AESENC256KL	Perform 14 Rounds of AES Encryption Flow With Key Locker Using 256-Bit Key
AESENCLAST	Perform Last Round of an AES Encryption Flow

AESENCWIDE128KL	Perform Ten Rounds of AES Encryption Flow With Key Locker on 8 BlocksUsing 128-Bit Key
AESENCWIDE256KL	Perform 14 Rounds of AES Encryption Flow With Key Locker on 8 BlocksUsing 256-Bit Key
AESIMC	Perform the AES InvMixColumn Transformation
AESKEYGENASSIST	AES Round Key Generation Assist
AND	Logical AND
ANDN	Logical AND NOT
ANDNPD	Bitwise Logical AND NOT of Packed Double Precision Floating-Point Values
ANDNPS	Bitwise Logical AND NOT of Packed Single Precision Floating-Point Values
ANDPD	Bitwise Logical AND of Packed Double Precision Floating-Point Values
ANDPS	Bitwise Logical AND of Packed Single Precision Floating-Point Values
ARPL	Adjust RPL Field of Segment Selector
BEXTR	Bit Field Extract
BLENDPD	Blend Packed Double Precision Floating-Point Values
BLENDPS	Blend Packed Single Precision Floating-Point Values
BLENDVPD	Variable Blend Packed Double Precision Floating-Point Values
BLENDVPS	Variable Blend Packed Single Precision Floating-Point Values
BLSI	Extract Lowest Set Isolated Bit
BLSMSK	Get Mask Up to Lowest Set Bit
BLSR	Reset Lowest Set Bit
BNDCL	Check Lower Bound
BNDCN	Check Upper Bound
BNDCU	Check Upper Bound
BNDLDX	Load Extended Bounds Using Address Translation
BNDMK	Make Bounds
BNDMOV	Move Bounds
BNDSTX	Store Extended Bounds Using Address Translation
BOUND	Check Array Index Against Bounds
BSF	Bit Scan Forward
BSR	Bit Scan Reverse
BSWAP	Byte Swap
BT	Bit Test
BTC	Bit Test and Complement
BTR	Bit Test and Reset
BTS	Bit Test and Set
BZHI	Zero High Bits Starting with Specified Bit Position
CALL	Call Procedure
CBW	Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword

<u>CDQ</u>	Convert Word to Doubleword/Convert Doubleword to Quadword
<u>CDQE</u>	Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword
<u>CLAC</u>	Clear AC Flag in EFLAGS Register
<u>CLC</u>	Clear Carry Flag
<u>CLD</u>	Clear Direction Flag
<u>CLDEMOT</u>	Cache Line Demote
<u>CLFLUSH</u>	Flush Cache Line
<u>CLFLUSHOPT</u>	Flush Cache Line Optimized
<u>CLI</u>	Clear Interrupt Flag
<u>CLRSSBSY</u>	Clear Busy Flag in a Supervisor Shadow Stack Token
<u>CLTS</u>	Clear Task-Switched Flag in CR0
<u>CLUI</u>	Clear User Interrupt Flag
<u>CLWB</u>	Cache Line Write Back
<u>CMC</u>	Complement Carry Flag
<u>CMOVcc</u>	Conditional Move
<u>CMP</u>	Compare Two Operands
<u>CMPPD</u>	Compare Packed Double Precision Floating-Point Values
<u>CMPPS</u>	Compare Packed Single Precision Floating-Point Values
<u>CMPS</u>	Compare String Operands
<u>CMPSB</u>	Compare String Operands
<u>CMPSD</u>	Compare String Operands
<u>CMPSD</u> (1)	Compare Scalar Double Precision Floating-Point Value
<u>CMPSQ</u>	Compare String Operands
<u>CMPS</u>	Compare Scalar Single Precision Floating-Point Value
<u>CMPSW</u>	Compare String Operands
<u>CMPXCHG</u>	Compare and Exchange
<u>CMPXCHG16B</u>	Compare and Exchange Bytes
<u>CMPXCHG8B</u>	Compare and Exchange Bytes
<u>COMISD</u>	Compare Scalar Ordered Double Precision Floating-Point Values and Set EFLAGS
<u>COMISS</u>	Compare Scalar Ordered Single Precision Floating-Point Values and Set EFLAGS
<u>CPUID</u>	CPU Identification
<u>CQO</u>	Convert Word to Doubleword/Convert Doubleword to Quadword
<u>CRC32</u>	Accumulate CRC32 Value
<u>CVTDQ2PD</u>	Convert Packed Doubleword Integers to Packed Double Precision Floating-Point Values
<u>CVTDQ2PS</u>	Convert Packed Doubleword Integers to Packed Single Precision Floating-Point Values

<u>CVTPD2DQ</u>	Convert Packed Double Precision Floating-Point Values to Packed DoublewordIntegers
<u>CVTPD2PI</u>	Convert Packed Double Precision Floating-Point Values to Packed Dword Integers
<u>CVTPD2PS</u>	Convert Packed Double Precision Floating-Point Values to Packed Single PrecisionFloating-Point Values
<u>CVTPI2PD</u>	Convert Packed Dword Integers to Packed Double Precision Floating-Point Values
<u>CVTPI2PS</u>	Convert Packed Dword Integers to Packed Single Precision Floating-Point Values
<u>CVTPS2DQ</u>	Convert Packed Single Precision Floating-Point Values to Packed SignedDoubleword Integer Values
<u>CVTPS2PD</u>	Convert Packed Single Precision Floating-Point Values to Packed Double PrecisionFloating-Point Values
<u>CVTPS2PI</u>	Convert Packed Single Precision Floating-Point Values to Packed Dword Integers
<u>CVTSD2SI</u>	Convert Scalar Double Precision Floating-Point Value to Doubleword Integer
<u>CVTSD2SS</u>	Convert Scalar Double Precision Floating-Point Value to Scalar Single PrecisionFloating-Point Value
<u>CVTSI2SD</u>	Convert Doubleword Integer to Scalar Double Precision Floating-Point Value
<u>CVTSI2SS</u>	Convert Doubleword Integer to Scalar Single Precision Floating-Point Value
<u>CVTSS2SD</u>	Convert Scalar Single Precision Floating-Point Value to Scalar Double PrecisionFloating-Point Value
<u>CVTSS2SI</u>	Convert Scalar Single Precision Floating-Point Value to Doubleword Integer
<u>CVTTPD2DQ</u>	Convert with Truncation Packed Double Precision Floating-Point Values toPacked Doubleword Integers
<u>CVTTPD2PI</u>	Convert With Truncation Packed Double Precision Floating-Point Values to PackedDword Integers
<u>CVTTPS2DQ</u>	Convert With Truncation Packed Single Precision Floating-Point Values to PackedSigned Doubleword Integer Values
<u>CVTTPS2PI</u>	Convert With Truncation Packed Single Precision Floating-Point Values to PackedDword Integers
<u>CVTTSD2SI</u>	Convert With Truncation Scalar Double Precision Floating-Point Value to SignedInteger
<u>CVTTSS2SI</u>	Convert With Truncation Scalar Single Precision Floating-Point Value to Integer
<u>CWD</u>	Convert Word to Doubleword/Convert Doubleword to Quadword
<u>CWDE</u>	Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword toQuadword
<u>DAA</u>	Decimal Adjust AL After Addition
<u>DAS</u>	Decimal Adjust AL After Subtraction
<u>DEC</u>	Decrement by 1
<u>DIV</u>	Unsigned Divide
<u>DIVPD</u>	Divide Packed Double Precision Floating-Point Values

<u>DIVPS</u>	Divide Packed Single Precision Floating-Point Values
<u>DIVSD</u>	Divide Scalar Double Precision Floating-Point Value
<u>DIVSS</u>	Divide Scalar Single Precision Floating-Point Values
<u>DPPD</u>	Dot Product of Packed Double Precision Floating-Point Values
<u>DPPS</u>	Dot Product of Packed Single Precision Floating-Point Values
<u>EMMS</u>	Empty MMX Technology State
<u>ENCODEKEY128</u>	Encode 128-Bit Key With Key Locker
<u>ENCODEKEY256</u>	Encode 256-Bit Key With Key Locker
<u>ENDBR32</u>	Terminate an Indirect Branch in 32-bit and Compatibility Mode
<u>ENDBR64</u>	Terminate an Indirect Branch in 64-bit Mode
<u>ENQCMD</u>	Enqueue Command
<u>ENQCMDs</u>	Enqueue Command Supervisor
<u>ENTER</u>	Make Stack Frame for Procedure Parameters
<u>EXTRACTPS</u>	Extract Packed Floating-Point Values
<u>F2XM1</u>	Compute $2x-1$
<u>FABS</u>	Absolute Value
<u>FADD</u>	Add
<u>FADDP</u>	Add
<u>FBLD</u>	Load Binary Coded Decimal
<u>FBSTP</u>	Store BCD Integer and Pop
<u>FCHS</u>	Change Sign
<u>FCLEX</u>	Clear Exceptions
<u>FCMOVcc</u>	Floating-Point Conditional Move
<u>FCOM</u>	Compare Floating-Point Values
<u>FCOMI</u>	Compare Floating-Point Values and Set EFLAGS
<u>FCOMIP</u>	Compare Floating-Point Values and Set EFLAGS
<u>FCOMP</u>	Compare Floating-Point Values
<u>FCOMPP</u>	Compare Floating-Point Values
<u>FCOS</u>	Cosine
<u>FDECSTP</u>	Decrement Stack-Top Pointer
<u>FDIV</u>	Divide
<u>FDIVP</u>	Divide
<u>FDIVR</u>	Reverse Divide
<u>FDIVRP</u>	Reverse Divide
<u>FFREE</u>	Free Floating-Point Register
<u>FIADD</u>	Add
<u>FICOM</u>	Compare Integer
<u>FICOMP</u>	Compare Integer
<u>FIDIV</u>	Divide
<u>FIDIVR</u>	Reverse Divide

FILD	Load Integer
FIMUL	Multiply
FINCSTP	Increment Stack-Top Pointer
FINIT	Initialize Floating-Point Unit
FIST	Store Integer
FISTP	Store Integer
FISTTP	Store Integer With Truncation
FISUB	Subtract
FISUBR	Reverse Subtract
FLD	Load Floating-Point Value
FLD1	Load Constant
FLDCW	Load x87 FPU Control Word
FLDENV	Load x87 FPU Environment
FLDL2E	Load Constant
FLDL2T	Load Constant
FLDLG2	Load Constant
FLDLN2	Load Constant
FLDPI	Load Constant
FLDZ	Load Constant
FMUL	Multiply
FMULP	Multiply
FNCLEX	Clear Exceptions
FNINIT	Initialize Floating-Point Unit
FNOP	No Operation
FNSAVE	Store x87 FPU State
FNSTCW	Store x87 FPU Control Word
FNSTENV	Store x87 FPU Environment
FNSTSW	Store x87 FPU Status Word
FPATAN	Partial Arctangent
FPREM	Partial Remainder
FPREM1	Partial Remainder
FPTAN	Partial Tangent
FRNDINT	Round to Integer
FRSTOR	Restore x87 FPU State
FSAVE	Store x87 FPU State
FSCALE	Scale
FSIN	Sine
FSINCOS	Sine and Cosine
FSQRT	Square Root
FST	Store Floating-Point Value

<u>FSTCW</u>	Store x87 FPU Control Word
<u>FSTENV</u>	Store x87 FPU Environment
<u>FSTP</u>	Store Floating-Point Value
<u>FSTSW</u>	Store x87 FPU Status Word
<u>FSUB</u>	Subtract
<u>FSUBP</u>	Subtract
<u>FSUBR</u>	Reverse Subtract
<u>FSUBRP</u>	Reverse Subtract
<u>FTST</u>	TEST
<u>FUCOM</u>	Unordered Compare Floating-Point Values
<u>FUCOMI</u>	Compare Floating-Point Values and Set EFLAGS
<u>FUCOMIP</u>	Compare Floating-Point Values and Set EFLAGS
<u>FUCOMP</u>	Unordered Compare Floating-Point Values
<u>FUCOMPP</u>	Unordered Compare Floating-Point Values
<u>FWAIT</u>	Wait
<u>FXAM</u>	Examine Floating-Point
<u>FXCH</u>	Exchange Register Contents
<u>FXRSTOR</u>	Restore x87 FPU, MMX, XMM, and MXCSR State
<u>FXSAVE</u>	Save x87 FPU, MMX Technology, and SSE State
<u>EXTRACT</u>	Extract Exponent and Significand
<u>FYL2X</u>	Compute $y * \log_2 x$
<u>FYL2XP1</u>	Compute $y * \log_2(x + 1)$
<u>GF2P8AFFINEINVQB</u>	Galois Field Affine Transformation Inverse
<u>GF2P8AFFINEQB</u>	Galois Field Affine Transformation
<u>GF2P8MULB</u>	Galois Field Multiply Bytes
<u>HADDPD</u>	Packed Double Precision Floating-Point Horizontal Add
<u>HADDPS</u>	Packed Single Precision Floating-Point Horizontal Add
<u>HLT</u>	Halt
<u>HRESET</u>	History Reset
<u>HSUBPD</u>	Packed Double Precision Floating-Point Horizontal Subtract
<u>HSUBPS</u>	Packed Single Precision Floating-Point Horizontal Subtract
<u>IDIV</u>	Signed Divide
<u>IMUL</u>	Signed Multiply
<u>IN</u>	Input From Port
<u>INC</u>	Increment by 1
<u>INCSSPD</u>	Increment Shadow Stack Pointer
<u>INCSSPQ</u>	Increment Shadow Stack Pointer
<u>INS</u>	Input from Port to String
<u>INSB</u>	Input from Port to String

<u>INSD</u>	Input from Port to String
<u>INSERTPS</u>	Insert Scalar Single Precision Floating-Point Value
<u>INSW</u>	Input from Port to String
<u>INT n</u>	Call to Interrupt Procedure
<u>INT1</u>	Call to Interrupt Procedure
<u>INT3</u>	Call to Interrupt Procedure
<u>INTO</u>	Call to Interrupt Procedure
<u>INVD</u>	Invalidate Internal Caches
<u>INVLPG</u>	Invalidate TLB Entries
<u>INVPCID</u>	Invalidate Process-Context Identifier
<u>IRET</u>	Interrupt Return
<u>IRETD</u>	Interrupt Return
<u>IRETQ</u>	Interrupt Return
<u>JMP</u>	Jump
<u>Jcc</u>	Jump if Condition Is Met
<u>KADDB</u>	ADD Two Masks
<u>KADDD</u>	ADD Two Masks
<u>KADDQ</u>	ADD Two Masks
<u>KADDW</u>	ADD Two Masks
<u>KANDB</u>	Bitwise Logical AND Masks
<u>KANDD</u>	Bitwise Logical AND Masks
<u>KANDNB</u>	Bitwise Logical AND NOT Masks
<u>KANDND</u>	Bitwise Logical AND NOT Masks
<u>KANDNQ</u>	Bitwise Logical AND NOT Masks
<u>KANDNW</u>	Bitwise Logical AND NOT Masks
<u>KANDQ</u>	Bitwise Logical AND Masks
<u>KANDW</u>	Bitwise Logical AND Masks
<u>KMOVB</u>	Move From and to Mask Registers
<u>KMOVD</u>	Move From and to Mask Registers
<u>KMOVQ</u>	Move From and to Mask Registers
<u>KMOVW</u>	Move From and to Mask Registers
<u>KNOTB</u>	NOT Mask Register
<u>KNOTD</u>	NOT Mask Register
<u>KNOTQ</u>	NOT Mask Register
<u>KNOTW</u>	NOT Mask Register
<u>KORB</u>	Bitwise Logical OR Masks
<u>KORD</u>	Bitwise Logical OR Masks
<u>KORQ</u>	Bitwise Logical OR Masks
<u>KORTESTB</u>	OR Masks and Set Flags
<u>KORTESTD</u>	OR Masks and Set Flags

KORTESTQ	OR Masks and Set Flags
KORTESTW	OR Masks and Set Flags
KORW	Bitwise Logical OR Masks
KSHIFTLB	Shift Left Mask Registers
KSHIFTLD	Shift Left Mask Registers
KSHIFTLQ	Shift Left Mask Registers
KSHIFTLW	Shift Left Mask Registers
KSHIFTRB	Shift Right Mask Registers
KSHIFTRD	Shift Right Mask Registers
KSHIFTRQ	Shift Right Mask Registers
KSHIFTRW	Shift Right Mask Registers
KTESTB	Packed Bit Test Masks and Set Flags
KTESTD	Packed Bit Test Masks and Set Flags
KTESTQ	Packed Bit Test Masks and Set Flags
KTESTW	Packed Bit Test Masks and Set Flags
KUNPCKBW	Unpack for Mask Registers
KUNPCKDQ	Unpack for Mask Registers
KUNPCKWD	Unpack for Mask Registers
KXNORB	Bitwise Logical XNOR Masks
KXNORD	Bitwise Logical XNOR Masks
KXNORQ	Bitwise Logical XNOR Masks
KXNORW	Bitwise Logical XNOR Masks
KXORB	Bitwise Logical XOR Masks
KXORD	Bitwise Logical XOR Masks
KXORQ	Bitwise Logical XOR Masks
KXORW	Bitwise Logical XOR Masks
LAHF	Load Status Flags Into AH Register
LAR	Load Access Rights Byte
LDDQU	Load Unaligned Integer 128 Bits
LDMXCSR	Load MXCSR Register
LDS	Load Far Pointer
LDTILECFG	Load Tile Configuration
LEA	Load Effective Address
LEAVE	High Level Procedure Exit
LES	Load Far Pointer
LFENCE	Load Fence
LFS	Load Far Pointer
LGDT	Load Global/Interrupt Descriptor Table Register
LGS	Load Far Pointer
LIDT	Load Global/Interrupt Descriptor Table Register

LLDT	Load Local Descriptor Table Register
LMSW	Load Machine Status Word
LOADIWKEY	Load Internal Wrapping Key With Key Locker
LOCK	Assert LOCK# Signal Prefix
LODS	Load String
LODSB	Load String
LODSD	Load String
LODSQ	Load String
LODSW	Load String
LOOP	Loop According to ECX Counter
LOOPcc	Loop According to ECX Counter
LSL	Load Segment Limit
LSS	Load Far Pointer
LTR	Load Task Register
LZCNT	Count the Number of Leading Zero Bits
MASKMOVDQU	Store Selected Bytes of Double Quadword
MASKMOVQ	Store Selected Bytes of Quadword
MAXPD	Maximum of Packed Double Precision Floating-Point Values
MAXPS	Maximum of Packed Single Precision Floating-Point Values
MAXSD	Return Maximum Scalar Double Precision Floating-Point Value
MAXSS	Return Maximum Scalar Single Precision Floating-Point Value
MFENCE	Memory Fence
MINPD	Minimum of Packed Double Precision Floating-Point Values
MINPS	Minimum of Packed Single Precision Floating-Point Values
MINSB	Return Minimum Scalar Double Precision Floating-Point Value
MINSS	Return Minimum Scalar Single Precision Floating-Point Value
MONITOR	Set Up Monitor Address
MOV	Move
MOV (1)	Move to/from Control Registers
MOV (2)	Move to/from Debug Registers
MOVAPD	Move Aligned Packed Double Precision Floating-Point Values
MOVAPS	Move Aligned Packed Single Precision Floating-Point Values
MOVBE	Move Data After Swapping Bytes
MOVD	Move Doubleword/Move Quadword
MOVDDUP	Replicate Double Precision Floating-Point Values
MOVDIR64B	Move 64 Bytes as Direct Store
MOVDIRI	Move Doubleword as Direct Store
MOVDQ2Q	Move Quadword from XMM to MMX Technology Register
MOVDQA	Move Aligned Packed Integer Values
MOVDQU	Move Unaligned Packed Integer Values

<u>MOVHLPS</u>	Move Packed Single Precision Floating-Point Values High to Low
<u>MOVHPD</u>	Move High Packed Double Precision Floating-Point Value
<u>MOVHPS</u>	Move High Packed Single Precision Floating-Point Values
<u>MOVLHPS</u>	Move Packed Single Precision Floating-Point Values Low to High
<u>MOVLPD</u>	Move Low Packed Double Precision Floating-Point Value
<u>MOVLPS</u>	Move Low Packed Single Precision Floating-Point Values
<u>MOVMSKPD</u>	Extract Packed Double Precision Floating-Point Sign Mask
<u>MOVMSKPS</u>	Extract Packed Single Precision Floating-Point Sign Mask
<u>MOVNTDQ</u>	Store Packed Integers Using Non-Temporal Hint
<u>MOVNTDQA</u>	Load Double Quadword Non-Temporal Aligned Hint
<u>MOVNTI</u>	Store Doubleword Using Non-Temporal Hint
<u>MOVNTPD</u>	Store Packed Double Precision Floating-Point Values Using Non-Temporal Hint
<u>MOVNTPS</u>	Store Packed Single Precision Floating-Point Values Using Non-Temporal Hint
<u>MOVNTQ</u>	Store of Quadword Using Non-Temporal Hint
<u>MOVQ</u>	Move Doubleword/Move Quadword
<u>MOVQ</u> (1)	Move Quadword
<u>MOVQ2DQ</u>	Move Quadword from MMX Technology to XMM Register
<u>MOVS</u>	Move Data From String to String
<u>MOVSB</u>	Move Data From String to String
<u>MOVSD</u>	Move Data From String to String
<u>MOVSD</u> (1)	Move or Merge Scalar Double Precision Floating-Point Value
<u>MOVSHDUP</u>	Replicate Single Precision Floating-Point Values
<u>MOVSLDUP</u>	Replicate Single Precision Floating-Point Values
<u>MOVSQ</u>	Move Data From String to String
<u>MOVSS</u>	Move or Merge Scalar Single Precision Floating-Point Value
<u>MOVSW</u>	Move Data From String to String
<u>MOVSX</u>	Move With Sign-Extension
<u>MOVFXD</u>	Move With Sign-Extension
<u>MOVUPD</u>	Move Unaligned Packed Double Precision Floating-Point Values
<u>MOVUPS</u>	Move Unaligned Packed Single Precision Floating-Point Values
<u>MOVZX</u>	Move With Zero-Extend
<u>MPSADBW</u>	Compute Multiple Packed Sums of Absolute Difference
<u>MUL</u>	Unsigned Multiply
<u>MULPD</u>	Multiply Packed Double Precision Floating-Point Values
<u>MULPS</u>	Multiply Packed Single Precision Floating-Point Values
<u>MULSD</u>	Multiply Scalar Double Precision Floating-Point Value
<u>MULSS</u>	Multiply Scalar Single Precision Floating-Point Values
<u>MULX</u>	Unsigned Multiply Without Affecting Flags

MWAIT	Monitor Wait
NEG	Two's Complement Negation
NOP	No Operation
NOT	One's Complement Negation
OR	Logical Inclusive OR
ORPD	Bitwise Logical OR of Packed Double Precision Floating-Point Values
ORPS	Bitwise Logical OR of Packed Single Precision Floating-Point Values
OUT	Output to Port
OUTS	Output String to Port
OUTSB	Output String to Port
OUTSD	Output String to Port
OUTSW	Output String to Port
PABSB	Packed Absolute Value
PABSD	Packed Absolute Value
PABSQ	Packed Absolute Value
PABSW	Packed Absolute Value
PACKSSDW	Pack With Signed Saturation
PACKSSWB	Pack With Signed Saturation
PACKUSDW	Pack With Unsigned Saturation
PACKUSWB	Pack With Unsigned Saturation
PADDB	Add Packed Integers
PADDD	Add Packed Integers
PADDQ	Add Packed Integers
PADDSB	Add Packed Signed Integers with Signed Saturation
PADDSW	Add Packed Signed Integers with Signed Saturation
PADDUSB	Add Packed Unsigned Integers With Unsigned Saturation
PADDUSW	Add Packed Unsigned Integers With Unsigned Saturation
PADDW	Add Packed Integers
PALIGNR	Packed Align Right
PAND	Logical AND
PANDN	Logical AND NOT
PAUSE	Spin Loop Hint
PAVGB	Average Packed Integers
PAVGW	Average Packed Integers
PBLENDVB	Variable Blend Packed Bytes
PBLENDW	Blend Packed Words
PCLMULQDQ	Carry-Less Multiplication Quadword
PCMPEQB	Compare Packed Data for Equal
PCMPEQD	Compare Packed Data for Equal
PCMPEQQ	Compare Packed Qword Data for Equal

<u>PCMPEQW</u>	Compare Packed Data for Equal
<u>PCMPESTRI</u>	Packed Compare Explicit Length Strings, Return Index
<u>PCMPESTRM</u>	Packed Compare Explicit Length Strings, Return Mask
<u>PCMPGTB</u>	Compare Packed Signed Integers for Greater Than
<u>PCMPGTD</u>	Compare Packed Signed Integers for Greater Than
<u>PCMPGTQ</u>	Compare Packed Data for Greater Than
<u>PCMPGTW</u>	Compare Packed Signed Integers for Greater Than
<u>PCMPISTRI</u>	Packed Compare Implicit Length Strings, Return Index
<u>PCMPISTRM</u>	Packed Compare Implicit Length Strings, Return Mask
<u>PCONFIG</u>	Platform Configuration
<u>PDEP</u>	Parallel Bits Deposit
<u>PEXT</u>	Parallel Bits Extract
<u>PEXTRB</u>	Extract Byte/Dword/Qword
<u>PEXTRD</u>	Extract Byte/Dword/Qword
<u>PEXTRQ</u>	Extract Byte/Dword/Qword
<u>PEXTRW</u>	Extract Word
<u>PHADDD</u>	Packed Horizontal Add
<u>PHADDSW</u>	Packed Horizontal Add and Saturate
<u>PHADDW</u>	Packed Horizontal Add
<u>PHMINPOSUW</u>	Packed Horizontal Word Minimum
<u>PHSUBD</u>	Packed Horizontal Subtract
<u>PHSUBSW</u>	Packed Horizontal Subtract and Saturate
<u>PHSUBW</u>	Packed Horizontal Subtract
<u>PINSRB</u>	Insert Byte/Dword/Qword
<u>PINSRD</u>	Insert Byte/Dword/Qword
<u>PINSRQ</u>	Insert Byte/Dword/Qword
<u>PINSRW</u>	Insert Word
<u>PMADDUBSW</u>	Multiply and Add Packed Signed and Unsigned Bytes
<u>PMADDWD</u>	Multiply and Add Packed Integers
<u>PMAXSB</u>	Maximum of Packed Signed Integers
<u>PMAXSD</u>	Maximum of Packed Signed Integers
<u>PMAXSQ</u>	Maximum of Packed Signed Integers
<u>PMAXSW</u>	Maximum of Packed Signed Integers
<u>PMAXUB</u>	Maximum of Packed Unsigned Integers
<u>PMAXUD</u>	Maximum of Packed Unsigned Integers
<u>PMAXUQ</u>	Maximum of Packed Unsigned Integers
<u>PMAXUW</u>	Maximum of Packed Unsigned Integers
<u>PMINSB</u>	Minimum of Packed Signed Integers
<u>PMINSD</u>	Minimum of Packed Signed Integers
<u>PMINSQ</u>	Minimum of Packed Signed Integers

<u>PMINSW</u>	Minimum of Packed Signed Integers
<u>PMINUB</u>	Minimum of Packed Unsigned Integers
<u>PMINUD</u>	Minimum of Packed Unsigned Integers
<u>PMINUQ</u>	Minimum of Packed Unsigned Integers
<u>PMINUW</u>	Minimum of Packed Unsigned Integers
<u>PMOVMASKB</u>	Move Byte Mask
<u>PMOVSX</u>	Packed Move With Sign Extend
<u>PMOVZX</u>	Packed Move With Zero Extend
<u>PMULDQ</u>	Multiply Packed Doubleword Integers
<u>PMULHSW</u>	Packed Multiply High With Round and Scale
<u>PMULHUW</u>	Multiply Packed Unsigned Integers and Store High Result
<u>PMULHW</u>	Multiply Packed Signed Integers and Store High Result
<u>PMULLD</u>	Multiply Packed Integers and Store Low Result
<u>PMULLQ</u>	Multiply Packed Integers and Store Low Result
<u>PMULLW</u>	Multiply Packed Signed Integers and Store Low Result
<u>PMULUDQ</u>	Multiply Packed Unsigned Doubleword Integers
<u>POP</u>	Pop a Value From the Stack
<u>POPA</u>	Pop All General-Purpose Registers
<u>POPAD</u>	Pop All General-Purpose Registers
<u>POPCNT</u>	Return the Count of Number of Bits Set to 1
<u>POPF</u>	Pop Stack Into EFLAGS Register
<u>POPFD</u>	Pop Stack Into EFLAGS Register
<u>POPFQ</u>	Pop Stack Into EFLAGS Register
<u>POR</u>	Bitwise Logical OR
<u>PREFETCHW</u>	Prefetch Data Into Caches in Anticipation of a Write
<u>PREFETCHh</u>	Prefetch Data Into Caches
<u>PSADBW</u>	Compute Sum of Absolute Differences
<u>PSHUFB</u>	Packed Shuffle Bytes
<u>PSHUFD</u>	Shuffle Packed Doublewords
<u>PSHUFHW</u>	Shuffle Packed High Words
<u>PSHUFLW</u>	Shuffle Packed Low Words
<u>PSHUFW</u>	Shuffle Packed Words
<u>PSIGNB</u>	Packed SIGN
<u>PSIGND</u>	Packed SIGN
<u>PSIGNW</u>	Packed SIGN
<u>PSLLD</u>	Shift Packed Data Left Logical
<u>PSLLDQ</u>	Shift Double Quadword Left Logical
<u>PSLLQ</u>	Shift Packed Data Left Logical
<u>PSLLW</u>	Shift Packed Data Left Logical
<u>PSRAD</u>	Shift Packed Data Right Arithmetic

<u>PSRAQ</u>	Shift Packed Data Right Arithmetic
<u>PSRAW</u>	Shift Packed Data Right Arithmetic
<u>PSRLD</u>	Shift Packed Data Right Logical
<u>PSRLDQ</u>	Shift Double Quadword Right Logical
<u>PSRLQ</u>	Shift Packed Data Right Logical
<u>PSRLW</u>	Shift Packed Data Right Logical
<u>PSUBB</u>	Subtract Packed Integers
<u>PSUBD</u>	Subtract Packed Integers
<u>PSUBQ</u>	Subtract Packed Quadword Integers
<u>PSUBSB</u>	Subtract Packed Signed Integers With Signed Saturation
<u>PSUBSW</u>	Subtract Packed Signed Integers With Signed Saturation
<u>PSUBUSB</u>	Subtract Packed Unsigned Integers With Unsigned Saturation
<u>PSUBUSW</u>	Subtract Packed Unsigned Integers With Unsigned Saturation
<u>PSUBW</u>	Subtract Packed Integers
<u>PTEST</u>	Logical Compare
<u>PTWRITE</u>	Write Data to a Processor Trace Packet
<u>PUNPCKHBW</u>	Unpack High Data
<u>PUNPCKHDQ</u>	Unpack High Data
<u>PUNPCKHQDQ</u>	Unpack High Data
<u>PUNPCKHWD</u>	Unpack High Data
<u>PUNPCKLBW</u>	Unpack Low Data
<u>PUNPCKLDQ</u>	Unpack Low Data
<u>PUNPCKLQDQ</u>	Unpack Low Data
<u>PUNPCKLWD</u>	Unpack Low Data
<u>PUSH</u>	Push Word, Doubleword, or Quadword Onto the Stack
<u>PUSHA</u>	Push All General-Purpose Registers
<u>PUSHAD</u>	Push All General-Purpose Registers
<u>PUSHF</u>	Push EFLAGS Register Onto the Stack
<u>PUSHFD</u>	Push EFLAGS Register Onto the Stack
<u>PUSHFQ</u>	Push EFLAGS Register Onto the Stack
<u>PXOR</u>	Logical Exclusive OR
<u>RCL</u>	Rotate
<u>RCPPS</u>	Compute Reciprocals of Packed Single Precision Floating-Point Values
<u>RCPSS</u>	Compute Reciprocal of Scalar Single Precision Floating-Point Values
<u>RCR</u>	Rotate
<u>RDFSBASE</u>	Read FS/GS Segment Base
<u>RDGSBASE</u>	Read FS/GS Segment Base
<u>RDMSR</u>	Read From Model Specific Register
<u>RDPID</u>	Read Processor ID
<u>RDPKRU</u>	Read Protection Key Rights for User Pages

<u>RDPMC</u>	Read Performance-Monitoring Counters
<u>RDRAND</u>	Read Random Number
<u>RDSEED</u>	Read Random SEED
<u>RDSSPD</u>	Read Shadow Stack Pointer
<u>RDSSPQ</u>	Read Shadow Stack Pointer
<u>RDTSC</u>	Read Time-Stamp Counter
<u>RDTSCP</u>	Read Time-Stamp Counter and Processor ID
<u>REP</u>	Repeat String Operation Prefix
<u>REPE</u>	Repeat String Operation Prefix
<u>REPNE</u>	Repeat String Operation Prefix
<u>REPNZ</u>	Repeat String Operation Prefix
<u>REPZ</u>	Repeat String Operation Prefix
<u>RET</u>	Return From Procedure
<u>ROL</u>	Rotate
<u>ROR</u>	Rotate
<u>RORX</u>	Rotate Right Logical Without Affecting Flags
<u>ROUNDPD</u>	Round Packed Double Precision Floating-Point Values
<u>ROUNDPS</u>	Round Packed Single Precision Floating-Point Values
<u>ROUNDSD</u>	Round Scalar Double Precision Floating-Point Values
<u>ROUNDSS</u>	Round Scalar Single Precision Floating-Point Values
<u>RSM</u>	Resume From System Management Mode
<u>RSQRTPS</u>	Compute Reciprocals of Square Roots of Packed Single Precision Floating-Point Values
<u>RSQRTSS</u>	Compute Reciprocal of Square Root of Scalar Single Precision Floating-Point Value
<u>RSTORSSP</u>	Restore Saved Shadow Stack Pointer
<u>SAHF</u>	Store AH Into Flags
<u>SAL</u>	Shift
<u>SAR</u>	Shift
<u>SARX</u>	Shift Without Affecting Flags
<u>SAVEPREVSSP</u>	Save Previous Shadow Stack Pointer
<u>SBB</u>	Integer Subtraction With Borrow
<u>SCAS</u>	Scan String
<u>SCASB</u>	Scan String
<u>SCASD</u>	Scan String
<u>SCASW</u>	Scan String
<u>SENDUIPI</u>	Send User Interprocessor Interrupt
<u>SERIALIZE</u>	Serialize Instruction Execution
<u>SETSSBSY</u>	Mark Shadow Stack Busy
<u>SETcc</u>	Set Byte on Condition

SFENCE	Store Fence
SGDT	Store Global Descriptor Table Register
SHA1MSG1	Perform an Intermediate Calculation for the Next Four SHA1 Message Dwords
SHA1MSG2	Perform a Final Calculation for the Next Four SHA1 Message Dwords
SHA1NEXTE	Calculate SHA1 State Variable E After Four Rounds
SHA1RNDS4	Perform Four Rounds of SHA1 Operation
SHA256MSG1	Perform an Intermediate Calculation for the Next Four SHA256 MessageDwords
SHA256MSG2	Perform a Final Calculation for the Next Four SHA256 Message Dwords
SHA256RNDS2	Perform Two Rounds of SHA256 Operation
SHL	Shift
SHLD	Double Precision Shift Left
SHLX	Shift Without Affecting Flags
SHR	Shift
SHRD	Double Precision Shift Right
SHRX	Shift Without Affecting Flags
SHUFPD	Packed Interleave Shuffle of Pairs of Double Precision Floating-Point Values
SHUFPS	Packed Interleave Shuffle of Quadruplets of Single Precision Floating-Point Values
SIDT	Store Interrupt Descriptor Table Register
SLDT	Store Local Descriptor Table Register
MSW	Store Machine Status Word
SQRTPD	Square Root of Double Precision Floating-Point Values
SQRTPS	Square Root of Single Precision Floating-Point Values
SQRTSD	Compute Square Root of Scalar Double Precision Floating-Point Value
SQRTSS	Compute Square Root of Scalar Single Precision Value
STAC	Set AC Flag in EFLAGS Register
STC	Set Carry Flag
STD	Set Direction Flag
STI	Set Interrupt Flag
STMXCSR	Store MXCSR Register State
STOS	Store String
STOSB	Store String
STOSD	Store String
STOSQ	Store String
STOSW	Store String
STR	Store Task Register
STTILECFG	Store Tile Configuration
STUI	Set User Interrupt Flag
SUB	Subtract

<u>SUBPD</u>	Subtract Packed Double Precision Floating-Point Values
<u>SUBPS</u>	Subtract Packed Single Precision Floating-Point Values
<u>SUBSD</u>	Subtract Scalar Double Precision Floating-Point Value
<u>SUBSS</u>	Subtract Scalar Single Precision Floating-Point Value
<u>SWAPGS</u>	Swap GS Base Register
<u>SYSCALL</u>	Fast System Call
<u>SYSENTER</u>	Fast System Call
<u>SYSEXIT</u>	Fast Return from Fast System Call
<u>SYSRET</u>	Return From Fast System Call
<u>TDPBF16PS</u>	Dot Product of BF16 Tiles Accumulated into Packed Single Precision Tile
<u>TDPBSSD</u>	Dot Product of Signed/Unsigned Bytes with DwordAccumulation
<u>TDPBSUD</u>	Dot Product of Signed/Unsigned Bytes with DwordAccumulation
<u>TDPBUSD</u>	Dot Product of Signed/Unsigned Bytes with DwordAccumulation
<u>TDPBUUD</u>	Dot Product of Signed/Unsigned Bytes with DwordAccumulation
<u>TEST</u>	Logical Compare
<u>TESTUI</u>	Determine User Interrupt Flag
<u>TILELOADD</u>	Load Tile
<u>TILELOADDT1</u>	Load Tile
<u>TILERELASE</u>	Release Tile
<u>TILESTORED</u>	Store Tile
<u>TILEZERO</u>	Zero Tile
<u>TPAUSE</u>	Timed PAUSE
<u>TZCNT</u>	Count the Number of Trailing Zero Bits
<u>UCOMISD</u>	Unordered Compare Scalar Double Precision Floating-Point Values and Set EFLAGS
<u>UCOMISS</u>	Unordered Compare Scalar Single Precision Floating-Point Values and Set EFLAGS
<u>UD</u>	Undefined Instruction
<u>UIRET</u>	User-Interrupt Return
<u>UMONITOR</u>	User Level Set Up Monitor Address
<u>UMWAIT</u>	User Level Monitor Wait
<u>UNPCKHPD</u>	Unpack and Interleave High Packed Double Precision Floating-Point Values
<u>UNPCKHPS</u>	Unpack and Interleave High Packed Single Precision Floating-Point Values
<u>UNPCKLPD</u>	Unpack and Interleave Low Packed Double Precision Floating-Point Values
<u>UNPCKLPS</u>	Unpack and Interleave Low Packed Single Precision Floating-Point Values
<u>VADDPH</u>	Add Packed FP16 Values
<u>VADDSH</u>	Add Scalar FP16 Values
<u>VALIGND</u>	Align Doubleword/Quadword Vectors
<u>VALIGNQ</u>	Align Doubleword/Quadword Vectors
<u>VBLENDMPD</u>	Blend Float64/Float32 Vectors Using an OpMask Control

<u>VBLENDMPS</u>	Blend Float64/Float32 Vectors Using an OpMask Control
<u>VBROADCAST</u>	Load with Broadcast Floating-Point Data
<u>VCMPPH</u>	Compare Packed FP16 Values
<u>VCMPSH</u>	Compare Scalar FP16 Values
<u>VCOMISH</u>	Compare Scalar Ordered FP16 Values and Set EFLAGS
<u>VCOMPRESSPD</u>	Store Sparse Packed Double Precision Floating-Point Values Into DenseMemory
<u>VCOMPRESSPS</u>	Store Sparse Packed Single Precision Floating-Point Values Into Dense Memory
<u>VCOMPRESSW</u>	Store Sparse Packed Byte/Word Integer Values Into DenseMemory/Register
<u>VCVTDQ2PH</u>	Convert Packed Signed Doubleword Integers to Packed FP16 Values
<u>VCVTNE2PS2BF16</u>	Convert Two Packed Single Data to One Packed BF16 Data
<u>VCVTNEPS2BF16</u>	Convert Packed Single Data to Packed BF16 Data
<u>VCVTPD2PH</u>	Convert Packed Double Precision FP Values to Packed FP16 Values
<u>VCVTPD2QQ</u>	Convert Packed Double Precision Floating-Point Values to Packed QuadwordIntegers
<u>VCVTPD2UDQ</u>	Convert Packed Double Precision Floating-Point Values to Packed UnsignedDoubleword Integers
<u>VCVTPD2UQQ</u>	Convert Packed Double Precision Floating-Point Values to Packed UnsignedQuadword Integers
<u>VCVTPH2DQ</u>	Convert Packed FP16 Values to Signed Doubleword Integers
<u>VCVTPH2PD</u>	Convert Packed FP16 Values to FP64 Values
<u>VCVTPH2PS</u>	Convert Packed FP16 Values to Single Precision Floating-PointValues
<u>VCVTPH2PSX</u>	Convert Packed FP16 Values to Single Precision Floating-PointValues
<u>VCVTPH2QQ</u>	Convert Packed FP16 Values to Signed Quadword Integer Values
<u>VCVTPH2UDQ</u>	Convert Packed FP16 Values to Unsigned Doubleword Integers
<u>VCVTPH2UQQ</u>	Convert Packed FP16 Values to Unsigned Quadword Integers
<u>VCVTPH2UW</u>	Convert Packed FP16 Values to Unsigned Word Integers
<u>VCVTPH2W</u>	Convert Packed FP16 Values to Signed Word Integers
<u>VCVTPS2PH</u>	Convert Single-Precision FP Value to 16-bit FP Value
<u>VCVTPS2PHX</u>	Convert Packed Single Precision Floating-Point Values to Packed FP16 Values
<u>VCVTPS2QQ</u>	Convert Packed Single Precision Floating-Point Values to Packed SignedQuadword Integer Values
<u>VCVTPS2UDQ</u>	Convert Packed Single Precision Floating-Point Values to Packed UnsignedDoubleword Integer Values
<u>VCVTPS2UQQ</u>	Convert Packed Single Precision Floating-Point Values to Packed UnsignedQuadword Integer Values
<u>VCVTQQ2PD</u>	Convert Packed Quadword Integers to Packed Double Precision Floating-PointValues
<u>VCVTQQ2PH</u>	Convert Packed Signed Quadword Integers to Packed FP16 Values
<u>VCVTQQ2PS</u>	Convert Packed Quadword Integers to Packed Single Precision Floating-PointValues

<u>VCVTSD2SH</u>	Convert Low FP64 Value to an FP16 Value
<u>VCVTSD2USI</u>	Convert Scalar Double Precision Floating-Point Value to Unsigned DoublewordInteger
<u>VCVTSH2SD</u>	Convert Low FP16 Value to an FP64 Value
<u>VCVTSH2SI</u>	Convert Low FP16 Value to Signed Integer
<u>VCVTSH2SS</u>	Convert Low FP16 Value to FP32 Value
<u>VCVTSH2USI</u>	Convert Low FP16 Value to Unsigned Integer
<u>VCVTSI2SH</u>	Convert a Signed Doubleword/Quadword Integer to an FP16 Value
<u>VCVTSS2SH</u>	Convert Low FP32 Value to an FP16 Value
<u>VCVTSS2USI</u>	Convert Scalar Single Precision Floating-Point Value to Unsigned DoublewordInteger
<u>VCVTTPD2QQ</u>	Convert With Truncation Packed Double Precision Floating-Point Values toPacked Quadword Integers
<u>VCVTTPD2UDQ</u>	Convert With Truncation Packed Double Precision Floating-Point Values toPacked Unsigned Doubleword Integers
<u>VCVTTPD2UQQ</u>	Convert With Truncation Packed Double Precision Floating-Point Values toPacked Unsigned Quadword Integers
<u>VCVTTPH2DQ</u>	Convert with Truncation Packed FP16 Values to Signed Doubleword Integers
<u>VCVTTPH2QQ</u>	Convert with Truncation Packed FP16 Values to Signed Quadword Integers
<u>VCVTTPH2UDQ</u>	Convert with Truncation Packed FP16 Values to Unsigned DoublewordIntegers
<u>VCVTTPH2UQQ</u>	Convert with Truncation Packed FP16 Values to Unsigned Quadword Integers
<u>VCVTTPH2UW</u>	Convert Packed FP16 Values to Unsigned Word Integers
<u>VCVTTPH2W</u>	Convert Packed FP16 Values to Signed Word Integers
<u>VCVTTPS2QQ</u>	Convert With Truncation Packed Single Precision Floating-Point Values toPacked Signed Quadword Integer Values
<u>VCVTTPS2UDQ</u>	Convert With Truncation Packed Single Precision Floating-Point Values toPacked Unsigned Doubleword Integer Values
<u>VCVTTPS2UQQ</u>	Convert With Truncation Packed Single Precision Floating-Point Values toPacked Unsigned Quadword Integer Values
<u>VCVTTS2USI</u>	Convert With Truncation Scalar Double Precision Floating-Point Value toUnsigned Integer
<u>VCVTTSH2SI</u>	Convert with Truncation Low FP16 Value to a Signed Integer
<u>VCVTTSH2USI</u>	Convert with Truncation Low FP16 Value to an Unsigned Integer
<u>VCVTTSS2USI</u>	Convert With Truncation Scalar Single Precision Floating-Point Value toUnsigned Integer
<u>VCVTUDQ2PD</u>	Convert Packed Unsigned Doubleword Integers to Packed Double PrecisionFloating-Point Values
<u>VCVTUDQ2PH</u>	Convert Packed Unsigned Doubleword Integers to Packed FP16 Values
<u>VCVTUDQ2PS</u>	Convert Packed Unsigned Doubleword Integers to Packed Single PrecisionFloating-Point Values
<u>VCVTUQQ2PD</u>	Convert Packed Unsigned Quadword Integers to Packed Double PrecisionFloating-Point Values

<u>VCVTUQQ2PH</u>	Convert Packed Unsigned Quadword Integers to Packed FP16 Values
<u>VCVTUQQ2PS</u>	Convert Packed Unsigned Quadword Integers to Packed Single Precision Floating-Point Values
<u>VCVTUSI2SD</u>	Convert Unsigned Integer to Scalar Double Precision Floating-Point Value
<u>VCVTUSI2SH</u>	Convert Unsigned Doubleword Integer to an FP16 Value
<u>VCVTUSI2SS</u>	Convert Unsigned Integer to Scalar Single Precision Floating-Point Value
<u>VCVTUW2PH</u>	Convert Packed Unsigned Word Integers to FP16 Values
<u>VCVTW2PH</u>	Convert Packed Signed Word Integers to FP16 Values
<u>VDBPSADBW</u>	Double Block Packed Sum-Absolute-Differences (SAD) on Unsigned Bytes
<u>VDIVPH</u>	Divide Packed FP16 Values
<u>VDIVSH</u>	Divide Scalar FP16 Values
<u>VDPBF16PS</u>	Dot Product of BF16 Pairs Accumulated Into Packed Single Precision
<u>VERR</u>	Verify a Segment for Reading or Writing
<u>VERW</u>	Verify a Segment for Reading or Writing
<u>VEXPANDPD</u>	Load Sparse Packed Double Precision Floating-Point Values From Dense Memory
<u>VEXPANDPS</u>	Load Sparse Packed Single Precision Floating-Point Values From Dense Memory
<u>VEXTRACTF128</u>	Extract Packed Floating-Point Values
<u>VEXTRACTF32x4</u>	Extract Packed Floating-Point Values
<u>VEXTRACTF32x8</u>	Extract Packed Floating-Point Values
<u>VEXTRACTF64x2</u>	Extract Packed Floating-Point Values
<u>VEXTRACTF64x4</u>	Extract Packed Floating-Point Values
<u>VEXTRACTI128</u>	Extract Packed Integer Values
<u>VEXTRACTI32x4</u>	Extract Packed Integer Values
<u>VEXTRACTI32x8</u>	Extract Packed Integer Values
<u>VEXTRACTI64x2</u>	Extract Packed Integer Values
<u>VEXTRACTI64x4</u>	Extract Packed Integer Values
<u>VFCMADDCPH</u>	Complex Multiply and Accumulate FP16 Values
<u>VFCMADDCSH</u>	Complex Multiply and Accumulate Scalar FP16 Values
<u>VFCMULCPH</u>	Complex Multiply FP16 Values
<u>VFCMULCSH</u>	Complex Multiply Scalar FP16 Values
<u>VFIXUPIMMPD</u>	Fix Up Special Packed Float64 Values
<u>VFIXUPIMMPS</u>	Fix Up Special Packed Float32 Values
<u>VFIXUPIMMSD</u>	Fix Up Special Scalar Float64 Value
<u>VFIXUPIMMSS</u>	Fix Up Special Scalar Float32 Value
<u>VFMADD132PD</u>	Fused Multiply-Add of Packed Double Precision Floating-Point Values
<u>VFMADD132PH</u>	Fused Multiply-Add of Packed FP16 Values
<u>VFMADD132PS</u>	Fused Multiply-Add of Packed Single Precision Floating-Point Values
<u>VFMADD132SD</u>	Fused Multiply-Add of Scalar Double Precision Floating-Point Values
<u>VFMADD132SH</u>	Fused Multiply-Add of Scalar FP16 Values

<u>VFMADD132SS</u>	Fused Multiply-Add of Scalar Single Precision Floating-Point Values
<u>VFMADD213PD</u>	Fused Multiply-Add of Packed Double Precision Floating-Point Values
<u>VFMADD213PH</u>	Fused Multiply-Add of Packed FP16 Values
<u>VFMADD213PS</u>	Fused Multiply-Add of Packed Single Precision Floating-Point Values
<u>VFMADD213SD</u>	Fused Multiply-Add of Scalar Double Precision Floating-Point Values
<u>VFMADD213SH</u>	Fused Multiply-Add of Scalar FP16 Values
<u>VFMADD213SS</u>	Fused Multiply-Add of Scalar Single Precision Floating-Point Values
<u>VFMADD231PD</u>	Fused Multiply-Add of Packed Double Precision Floating-Point Values
<u>VFMADD231PH</u>	Fused Multiply-Add of Packed FP16 Values
<u>VFMADD231PS</u>	Fused Multiply-Add of Packed Single Precision Floating-Point Values
<u>VFMADD231SD</u>	Fused Multiply-Add of Scalar Double Precision Floating-Point Values
<u>VFMADD231SH</u>	Fused Multiply-Add of Scalar FP16 Values
<u>VFMADD231SS</u>	Fused Multiply-Add of Scalar Single Precision Floating-Point Values
<u>VFMADDCPH</u>	Complex Multiply and Accumulate FP16 Values
<u>VFMADDCSH</u>	Complex Multiply and Accumulate Scalar FP16 Values
<u>VFMADDRND231PD</u>	Fused Multiply-Add of Packed Double Precision Floating-Point Values with rounding control
<u>VFMADDSUB132PD</u>	Fused Multiply-Alternating Add/Subtract of Packed Double Precision Floating-Point Values
<u>VFMADDSUB132PH</u>	Fused Multiply-Alternating Add/Subtract of Packed FP16 Values
<u>VFMADDSUB132PS</u>	Fused Multiply-Alternating Add/Subtract of Packed Single Precision Floating-Point Values
<u>VFMADDSUB213PD</u>	Fused Multiply-Alternating Add/Subtract of Packed Double Precision Floating-Point Values
<u>VFMADDSUB213PH</u>	Fused Multiply-Alternating Add/Subtract of Packed FP16 Values
<u>VFMADDSUB213PS</u>	Fused Multiply-Alternating Add/Subtract of Packed Single Precision Floating-Point Values
<u>VFMADDSUB231PD</u>	Fused Multiply-Alternating Add/Subtract of Packed Double Precision Floating-Point Values
<u>VFMADDSUB231PH</u>	Fused Multiply-Alternating Add/Subtract of Packed FP16 Values
<u>VFMADDSUB231PS</u>	Fused Multiply-Alternating Add/Subtract of Packed Single Precision Floating-Point Values
<u>VFMSUB132PD</u>	Fused Multiply-Subtract of Packed Double Precision Floating-Point Values
<u>VFMSUB132PH</u>	Fused Multiply-Subtract of Packed FP16 Values
<u>VFMSUB132PS</u>	Fused Multiply-Subtract of Packed Single Precision Floating-Point Values
<u>VFMSUB132SD</u>	Fused Multiply-Subtract of Scalar Double Precision Floating-Point Values
<u>VFMSUB132SH</u>	Fused Multiply-Subtract of Scalar FP16 Values
<u>VFMSUB132SS</u>	Fused Multiply-Subtract of Scalar Single Precision Floating-Point Values
<u>VFMSUB213PD</u>	Fused Multiply-Subtract of Packed Double Precision Floating-Point Values
<u>VFMSUB213PH</u>	Fused Multiply-Subtract of Packed FP16 Values
<u>VFMSUB213PS</u>	Fused Multiply-Subtract of Packed Single Precision Floating-Point Values
<u>VFMSUB213SD</u>	Fused Multiply-Subtract of Scalar Double Precision Floating-Point Values

<u>VFMSUB213SH</u>	Fused Multiply-Subtract of Scalar FP16 Values
<u>VFMSUB213SS</u>	Fused Multiply-Subtract of Scalar SinglePrecision Floating-Point Values
<u>VFMSUB231PD</u>	Fused Multiply-Subtract of Packed DoublePrecision Floating-Point Values
<u>VFMSUB231PH</u>	Fused Multiply-Subtract of Packed FP16 Values
<u>VFMSUB231PS</u>	Fused Multiply-Subtract of Packed SinglePrecision Floating-Point Values
<u>VFMSUB231SD</u>	Fused Multiply-Subtract of Scalar DoublePrecision Floating-Point Values
<u>VFMSUB231SH</u>	Fused Multiply-Subtract of Scalar FP16 Values
<u>VFMSUB231SS</u>	Fused Multiply-Subtract of Scalar SinglePrecision Floating-Point Values
<u>VFMSUBADD132PD</u>	Fused Multiply-AlternatingSubtract/Add of Packed Double Precision Floating-Point Values
<u>VFMSUBADD132PH</u>	Fused Multiply-AlternatingSubtract/Add of Packed FP16 Values
<u>VFMSUBADD132PS</u>	Fused Multiply-AlternatingSubtract/Add of Packed Single Precision Floating-Point Values
<u>VFMSUBADD213PD</u>	Fused Multiply-AlternatingSubtract/Add of Packed Double Precision Floating-Point Values
<u>VFMSUBADD213PH</u>	Fused Multiply-AlternatingSubtract/Add of Packed FP16 Values
<u>VFMSUBADD213PS</u>	Fused Multiply-AlternatingSubtract/Add of Packed Single Precision Floating-Point Values
<u>VFMSUBADD231PD</u>	Fused Multiply-AlternatingSubtract/Add of Packed Double Precision Floating-Point Values
<u>VFMSUBADD231PH</u>	Fused Multiply-AlternatingSubtract/Add of Packed FP16 Values
<u>VFMSUBADD231PS</u>	Fused Multiply-AlternatingSubtract/Add of Packed Single Precision Floating-Point Values
<u>VMULCPH</u>	Complex Multiply FP16 Values
<u>VMULCSH</u>	Complex Multiply Scalar FP16 Values
<u>VFNMADD132PD</u>	Fused Negative Multiply-Add of PackedDouble Precision Floating-Point Values
<u>VFNMADD132PH</u>	Fused Multiply-Add of Packed FP16 Values
<u>VFNMADD132PS</u>	Fused Negative Multiply-Add of PackedSingle Precision Floating-Point Values
<u>VFNMADD132SD</u>	Fused Negative Multiply-Add of ScalarDouble Precision Floating-Point Values
<u>VFNMADD132SH</u>	Fused Multiply-Add of Scalar FP16 Values
<u>VFNMADD132SS</u>	Fused Negative Multiply-Add of ScalarSingle Precision Floating-Point Values
<u>VFNMADD213PD</u>	Fused Negative Multiply-Add of PackedDouble Precision Floating-Point Values
<u>VFNMADD213PH</u>	Fused Multiply-Add of Packed FP16 Values
<u>VFNMADD213PS</u>	Fused Negative Multiply-Add of PackedSingle Precision Floating-Point Values
<u>VFNMADD213SD</u>	Fused Negative Multiply-Add of ScalarDouble Precision Floating-Point Values
<u>VFNMADD213SH</u>	Fused Multiply-Add of Scalar FP16 Values

<u>VFNMADD213SS</u>	Fused Negative Multiply-Add of ScalarSingle Precision Floating-Point Values
<u>VFNMADD231PD</u>	Fused Negative Multiply-Add of PackedDouble Precision Floating-Point Values
<u>VFNMADD231PH</u>	Fused Multiply-Add of Packed FP16 Values
<u>VFNMADD231PS</u>	Fused Negative Multiply-Add of PackedSingle Precision Floating-Point Values
<u>VFNMADD231SD</u>	Fused Negative Multiply-Add of ScalarDouble Precision Floating-Point Values
<u>VFNMADD231SH</u>	Fused Multiply-Add of Scalar FP16 Values
<u>VFNMADD231SS</u>	Fused Negative Multiply-Add of ScalarSingle Precision Floating-Point Values
<u>VFNMSUB132PD</u>	Fused Negative Multiply-Subtract ofPacked Double Precision Floating-Point Values
<u>VFNMSUB132PH</u>	Fused Multiply-Subtract of Packed FP16 Values
<u>VFNMSUB132PS</u>	Fused Negative Multiply-Subtract ofPacked Single Precision Floating-Point Values
<u>VFNMSUB132SD</u>	Fused Negative Multiply-Subtract ofScalar Double Precision Floating-Point Values
<u>VFNMSUB132SH</u>	Fused Multiply-Subtract of Scalar FP16 Values
<u>VFNMSUB132SS</u>	Fused Negative Multiply-Subtract ofScalar Single Precision Floating-Point Values
<u>VFNMSUB213PD</u>	Fused Negative Multiply-Subtract ofPacked Double Precision Floating-Point Values
<u>VFNMSUB213PH</u>	Fused Multiply-Subtract of Packed FP16 Values
<u>VFNMSUB213PS</u>	Fused Negative Multiply-Subtract ofPacked Single Precision Floating-Point Values
<u>VFNMSUB213SD</u>	Fused Negative Multiply-Subtract ofScalar Double Precision Floating-Point Values
<u>VFNMSUB213SH</u>	Fused Multiply-Subtract of Scalar FP16 Values
<u>VFNMSUB213SS</u>	Fused Negative Multiply-Subtract ofScalar Single Precision Floating-Point Values
<u>VFNMSUB231PD</u>	Fused Negative Multiply-Subtract ofPacked Double Precision Floating-Point Values
<u>VFNMSUB231PH</u>	Fused Multiply-Subtract of Packed FP16 Values
<u>VFNMSUB231PS</u>	Fused Negative Multiply-Subtract ofPacked Single Precision Floating-Point Values
<u>VFNMSUB231SD</u>	Fused Negative Multiply-Subtract ofScalar Double Precision Floating-Point Values
<u>VFNMSUB231SH</u>	Fused Multiply-Subtract of Scalar FP16 Values
<u>VFNMSUB231SS</u>	Fused Negative Multiply-Subtract ofScalar Single Precision Floating-Point Values
<u>VFPCCLASSPD</u>	Tests Types of Packed Float64 Values
<u>VFPCCLASSPH</u>	Test Types of Packed FP16 Values

<u>VFPCCLASSPS</u>	Tests Types of Packed Float32 Values
<u>VFPCCLASSSD</u>	Tests Type of a Scalar Float64 Value
<u>VFPCCLASSSH</u>	Test Types of Scalar FP16 Values
<u>VFPCCLASSSS</u>	Tests Type of a Scalar Float32 Value
<u>VGATHERDPD</u>	Gather Packed Double Precision Floating-Point Values Using Signed Dword/Qword Indices
<u>VGATHERDPD</u> (1)	Gather Packed Single, Packed Double with Signed Dword Indices
<u>VGATHERDPS</u>	Gather Packed Single Precision Floating-Point Values Using Signed Dword/Qword Indices
<u>VGATHERDPS</u> (1)	Gather Packed Single, Packed Double with Signed Dword Indices
<u>VGATHERQPD</u>	Gather Packed Double Precision Floating-Point Values Using Signed Dword/Qword Indices
<u>VGATHERQPD</u> (1)	Gather Packed Single, Packed Double with Signed Qword Indices
<u>VGATHERQPS</u>	Gather Packed Single Precision Floating-Point Values Using Signed Dword/Qword Indices
<u>VGATHERQPS</u> (1)	Gather Packed Single, Packed Double with Signed Qword Indices
<u>VGETEXPPD</u>	Convert Exponents of Packed Double Precision Floating-Point Values to Double Precision Floating-Point Values
<u>VGETEXPPH</u>	Convert Exponents of Packed FP16 Values to FP16 Values
<u>VGETEXPPS</u>	Convert Exponents of Packed Single Precision Floating-Point Values to Single Precision Floating-Point Values
<u>VGETEXPSD</u>	Convert Exponents of Scalar Double Precision Floating-Point Value to Double Precision Floating-Point Value
<u>VGETEXPSH</u>	Convert Exponents of Scalar FP16 Values to FP16 Values
<u>VGETEXPSS</u>	Convert Exponents of Scalar Single Precision Floating-Point Value to Single Precision Floating-Point Value
<u>VGETMANTPD</u>	Extract Float64 Vector of Normalized Mantissas From Float64 Vector
<u>VGETMANTPH</u>	Extract FP16 Vector of Normalized Mantissas from FP16 Vector
<u>VGETMANTPS</u>	Extract Float32 Vector of Normalized Mantissas From Float32 Vector
<u>VGETMANTSD</u>	Extract Float64 of Normalized Mantissa From Float64 Scalar
<u>VGETMANTSH</u>	Extract FP16 of Normalized Mantissa from FP16 Scalar
<u>VGETMANTSS</u>	Extract Float32 Vector of Normalized Mantissa From Float32 Scalar
<u>VINSERTF128</u>	Insert Packed Floating-Point Values
<u>VINSERTF32x4</u>	Insert Packed Floating-Point Values
<u>VINSERTF32x8</u>	Insert Packed Floating-Point Values
<u>VINSERTF64x2</u>	Insert Packed Floating-Point Values
<u>VINSERTF64x4</u>	Insert Packed Floating-Point Values
<u>VINSERTI128</u>	Insert Packed Integer Values
<u>VINSERTI32x4</u>	Insert Packed Integer Values
<u>VINSERTI32x8</u>	Insert Packed Integer Values
<u>VINSERTI64x2</u>	Insert Packed Integer Values
<u>VINSERTI64x4</u>	Insert Packed Integer Values

VMASKMOV	Conditional SIMD Packed Loads and Stores
VMAXPH	Return Maximum of Packed FP16 Values
VMAXSH	Return Maximum of Scalar FP16 Values
VMINPH	Return Minimum of Packed FP16 Values
VMINSH	Return Minimum Scalar FP16 Value
VMOVDQA32	Move Aligned Packed Integer Values
VMOVDQA64	Move Aligned Packed Integer Values
VMOVDQU16	Move Unaligned Packed Integer Values
VMOVDQU32	Move Unaligned Packed Integer Values
VMOVDQU64	Move Unaligned Packed Integer Values
VMOVDQU8	Move Unaligned Packed Integer Values
VMOVSH	Move Scalar FP16 Value
VMOVW	Move Word
VMULPH	Multiply Packed FP16 Values
VMULSH	Multiply Scalar FP16 Values
VP2INTERSECTD	Compute Intersection Between DWORDS/QUADWORDS to aPair of Mask Registers
VP2INTERSECTQ	Compute Intersection Between DWORDS/QUADWORDS to aPair of Mask Registers
VPBLEND	Blend Packed Dwords
VPBLENDMB	Blend Byte/Word Vectors Using an Opmask Control
VPBLENDMD	Blend Int32/Int64 Vectors Using an OpMask Control
VPBLENDMQ	Blend Int32/Int64 Vectors Using an OpMask Control
VPBLENDMW	Blend Byte/Word Vectors Using an Opmask Control
VPBROADCAST	Load Integer and Broadcast
VPBROADCASTB	Load With Broadcast Integer Data From General Purpose Register
VPBROADCASTD	Load With Broadcast Integer Data From General Purpose Register
VPBROADCASTM	Broadcast Mask to Vector Register
VPBROADCASTQ	Load With Broadcast Integer Data From General Purpose Register
VPBROADCASTW	Load With Broadcast Integer Data From General Purpose Register
VPCMPB	Compare Packed Byte Values Into Mask
VPCMPD	Compare Packed Integer Values Into Mask
VPCMPQ	Compare Packed Integer Values Into Mask
VPCMPUB	Compare Packed Byte Values Into Mask
VPCMPUD	Compare Packed Integer Values Into Mask
VPCMPUQ	Compare Packed Integer Values Into Mask
VPCMPUW	Compare Packed Word Values Into Mask
VPCMPW	Compare Packed Word Values Into Mask
VPCOMPRESSB	Store Sparse Packed Byte/Word Integer Values Into DenseMemory/Register
VPCOMPRESSD	Store Sparse Packed Doubleword Integer Values Into Dense Memory/Register

<u>VPCOMPRESSQ</u>	Store Sparse Packed Quadword Integer Values Into Dense Memory/Register
<u>VPCONFLICTD</u>	Detect Conflicts Within a Vector of Packed Dword/Qword Values Into DenseMemory/ Register
<u>VPCONFLICTQ</u>	Detect Conflicts Within a Vector of Packed Dword/Qword Values Into DenseMemory/ Register
<u>VPDPBUSD</u>	Multiply and Add Unsigned and Signed Bytes
<u>VPDPBUSDS</u>	Multiply and Add Unsigned and Signed Bytes With Saturation
<u>VPDPWSSD</u>	Multiply and Add Signed Word Integers
<u>VPDPWSSDS</u>	Multiply and Add Signed Word Integers With Saturation
<u>VPERM2F128</u>	Permute Floating-Point Values
<u>VPERM2I128</u>	Permute Integer Values
<u>VPERMB</u>	Permute Packed Bytes Elements
<u>VPERMD</u>	Permute Packed Doubleword/Word Elements
<u>VPERMI2B</u>	Full Permute of Bytes From Two Tables Overwriting the Index
<u>VPERMI2D</u>	Full Permute From Two Tables Overwriting the Index
<u>VPERMI2PD</u>	Full Permute From Two Tables Overwriting the Index
<u>VPERMI2PS</u>	Full Permute From Two Tables Overwriting the Index
<u>VPERMI2Q</u>	Full Permute From Two Tables Overwriting the Index
<u>VPERMI2W</u>	Full Permute From Two Tables Overwriting the Index
<u>VPERMILPD</u>	Permute In-Lane of Pairs of Double Precision Floating-Point Values
<u>VPERMILPS</u>	Permute In-Lane of Quadruples of Single Precision Floating-Point Values
<u>VPERMPD</u>	Permute Double Precision Floating-Point Elements
<u>VPERMPS</u>	Permute Single Precision Floating-Point Elements
<u>VPERMQ</u>	Qwords Element Permutation
<u>VPERMT2B</u>	Full Permute of Bytes From Two Tables Overwriting a Table
<u>VPERMT2D</u>	Full Permute From Two Tables Overwriting One Table
<u>VPERMT2PD</u>	Full Permute From Two Tables Overwriting One Table
<u>VPERMT2PS</u>	Full Permute From Two Tables Overwriting One Table
<u>VPERMT2Q</u>	Full Permute From Two Tables Overwriting One Table
<u>VPERMT2W</u>	Full Permute From Two Tables Overwriting One Table
<u>VPERMW</u>	Permute Packed Doubleword/Word Elements
<u>VPEXPANDB</u>	Expand Byte/Word Values
<u>VPEXPANDD</u>	Load Sparse Packed Doubleword Integer Values From Dense Memory/Register
<u>VPEXPANDQ</u>	Load Sparse Packed Quadword Integer Values From Dense Memory/Register
<u>VPEXPANDW</u>	Expand Byte/Word Values
<u>VPGATHERDD</u>	Gather Packed Dword Values Using Signed Dword/Qword Indices
<u>VPGATHERDD</u> (1)	Gather Packed Dword, Packed Qword With Signed Dword Indices
<u>VPGATHERDQ</u>	Gather Packed Dword, Packed Qword With Signed Dword Indices
<u>VPGATHERDQ</u> (1)	Gather Packed Qword Values Using Signed Dword/Qword Indices
<u>VPGATHERQD</u>	Gather Packed Dword Values Using Signed Dword/Qword Indices

<u>VPGATHERQD</u> (1)	Gather Packed Dword, Packed Qword with Signed Qword Indices
<u>VPGATHERQQ</u>	Gather Packed Qword Values Using Signed Dword/Qword Indices
<u>VPGATHERQQ</u> (1)	Gather Packed Dword, Packed Qword with Signed Qword Indices
<u>VPLZCNTD</u>	Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values
<u>VPLZCNTQ</u>	Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values
<u>VPMADD52HUQ</u>	Packed Multiply of Unsigned 52-Bit Unsigned Integers and Add High 52-Bit Products to 64-Bit Accumulators
<u>VPMADD52LUQ</u>	Packed Multiply of Unsigned 52-Bit Integers and Add the Low 52-Bit Products to Qword Accumulators
<u>VPMASKMOV</u>	Conditional SIMD Integer Packed Loads and Stores
<u>VPMOVB2M</u>	Convert a Vector Register to a Mask
<u>VPMOVD2M</u>	Convert a Vector Register to a Mask
<u>VPMOVDDB</u>	Down Convert DWord to Byte
<u>VPMOVDW</u>	Down Convert DWord to Word
<u>VPMOVM2B</u>	Convert a Mask Register to a Vector Register
<u>VPMOVM2D</u>	Convert a Mask Register to a Vector Register
<u>VPMOVM2Q</u>	Convert a Mask Register to a Vector Register
<u>VPMOVM2W</u>	Convert a Mask Register to a Vector Register
<u>VPMOVQ2M</u>	Convert a Vector Register to a Mask
<u>VPMOVQB</u>	Down Convert QWord to Byte
<u>VPMOVQD</u>	Down Convert QWord to DWord
<u>VPMOVQW</u>	Down Convert QWord to Word
<u>VPMOVSDB</u>	Down Convert DWord to Byte
<u>VPMOVSDW</u>	Down Convert DWord to Word
<u>VPMOVSQB</u>	Down Convert QWord to Byte
<u>VPMOVSQD</u>	Down Convert QWord to DWord
<u>VPMOVSQW</u>	Down Convert QWord to Word
<u>VPMOVSWB</u>	Down Convert Word to Byte
<u>VPMOVUSDB</u>	Down Convert DWord to Byte
<u>VPMOVUSDW</u>	Down Convert DWord to Word
<u>VPMOVUSQB</u>	Down Convert QWord to Byte
<u>VPMOVUSQD</u>	Down Convert QWord to DWord
<u>VPMOVUSQW</u>	Down Convert QWord to Word
<u>VPMOVUSWB</u>	Down Convert Word to Byte
<u>VPMOVW2M</u>	Convert a Vector Register to a Mask
<u>VPMOVWB</u>	Down Convert Word to Byte
<u>VPMULTISHIFTQB</u>	Select Packed Unaligned Bytes From Quadword Sources
<u>VPOPCNT</u>	Return the Count of Number of Bits Set to 1 in BYTE/WORD/DWORD/QWORD

VPROLD	Bit Rotate Left
VPROLQ	Bit Rotate Left
VPROLVD	Bit Rotate Left
VPROLVQ	Bit Rotate Left
VPRORD	Bit Rotate Right
VPRORQ	Bit Rotate Right
VPRORVD	Bit Rotate Right
VPRORVQ	Bit Rotate Right
VPSCATTERDD	Scatter Packed Dword, PackedQword with Signed Dword, Signed Qword Indices
VPSCATTERDQ	Scatter Packed Dword, PackedQword with Signed Dword, Signed Qword Indices
VPSCATTERQD	Scatter Packed Dword, PackedQword with Signed Dword, Signed Qword Indices
VPSCATTERQQ	Scatter Packed Dword, PackedQword with Signed Dword, Signed Qword Indices
VPSHLD	Concatenate and Shift Packed Data Left Logical
VPSHLVD	Concatenate and Variable Shift Packed Data Left Logical
VPSHRD	Concatenate and Shift Packed Data Right Logical
VPSHRDV	Concatenate and Variable Shift Packed Data Right Logical
VPSHUFBITQMB	Shuffle Bits From Quadword Elements Using Byte Indexes Into Mask
VPSLLVD	Variable Bit Shift Left Logical
VPSLLVQ	Variable Bit Shift Left Logical
VPSLLVW	Variable Bit Shift Left Logical
VPSRAVD	Variable Bit Shift Right Arithmetic
VPSRAVQ	Variable Bit Shift Right Arithmetic
VPSRAVW	Variable Bit Shift Right Arithmetic
VPSRLVD	Variable Bit Shift Right Logical
VPSRLVQ	Variable Bit Shift Right Logical
VPSRLVW	Variable Bit Shift Right Logical
VPTERNLOGD	Bitwise Ternary Logic
VPTERNLOGQ	Bitwise Ternary Logic
VPTESTMB	Logical AND and Set Mask
VPTESTMD	Logical AND and Set Mask
VPTESTMQ	Logical AND and Set Mask
VPTESTMW	Logical AND and Set Mask
VPTESTNMB	Logical NAND and Set
VPTESTNMD	Logical NAND and Set
VPTESTNMQ	Logical NAND and Set
VPTESTNMW	Logical NAND and Set
VRANGEPD	Range Restriction Calculation for Packed Pairs of Float64 Values

<u>VRANGEPS</u>	Range Restriction Calculation for Packed Pairs of Float32 Values
<u>VRANGESD</u>	Range Restriction Calculation From a Pair of Scalar Float64 Values
<u>VRANGESS</u>	Range Restriction Calculation From a Pair of Scalar Float32 Values
<u>VRCP14PD</u>	Compute Approximate Reciprocals of Packed Float64 Values
<u>VRCP14PS</u>	Compute Approximate Reciprocals of Packed Float32 Values
<u>VRCP14SD</u>	Compute Approximate Reciprocal of Scalar Float64 Value
<u>VRCP14SS</u>	Compute Approximate Reciprocal of Scalar Float32 Value
<u>VRCPPH</u>	Compute Reciprocals of Packed FP16 Values
<u>VRCPSH</u>	Compute Reciprocal of Scalar FP16 Value
<u>VREDUCEPD</u>	Perform Reduction Transformation on Packed Float64 Values
<u>VREDUCEPH</u>	Perform Reduction Transformation on Packed FP16 Values
<u>VREDUCEPS</u>	Perform Reduction Transformation on Packed Float32 Values
<u>VREDUCESD</u>	Perform a Reduction Transformation on a Scalar Float64 Value
<u>VREDUCESH</u>	Perform Reduction Transformation on Scalar FP16 Value
<u>VREDUCESS</u>	Perform a Reduction Transformation on a Scalar Float32 Value
<u>VRNDSCALEPD</u>	Round Packed Float64 Values to Include a Given Number of Fraction Bits
<u>VRNDSCALEPH</u>	Round Packed FP16 Values to Include a Given Number of Fraction Bits
<u>VRNDSCALEPS</u>	Round Packed Float32 Values to Include a Given Number of Fraction Bits
<u>VRNDSCALESD</u>	Round Scalar Float64 Value to Include a Given Number of Fraction Bits
<u>VRNDSCALESH</u>	Round Scalar FP16 Value to Include a Given Number of Fraction Bits
<u>VRNDSCALESS</u>	Round Scalar Float32 Value to Include a Given Number of Fraction Bits
<u>VRSQRT14PD</u>	Compute Approximate Reciprocals of Square Roots of Packed Float64 Values
<u>VRSQRT14PS</u>	Compute Approximate Reciprocals of Square Roots of Packed Float32 Values
<u>VRSQRT14SD</u>	Compute Approximate Reciprocal of Square Root of Scalar Float64 Value
<u>VRSQRT14SS</u>	Compute Approximate Reciprocal of Square Root of Scalar Float32 Value
<u>VRSQRTPH</u>	Compute Reciprocals of Square Roots of Packed FP16 Values
<u>VRSQRTSH</u>	Compute Approximate Reciprocal of Square Root of Scalar FP16 Value
<u>VSCALEFPD</u>	Scale Packed Float64 Values With Float64 Values
<u>VSCALEFPH</u>	Scale Packed FP16 Values with FP16 Values
<u>VSCALEFPS</u>	Scale Packed Float32 Values With Float32 Values
<u>VSCALEFSD</u>	Scale Scalar Float64 Values With Float64 Values
<u>VSCALEFSH</u>	Scale Scalar FP16 Values with FP16 Values
<u>VSCALEFSS</u>	Scale Scalar Float32 Value With Float32 Value
<u>VSCATTERDPD</u>	Scatter Packed Single, PackedDouble with Signed Dword and Qword Indices
<u>VSCATTERDPS</u>	Scatter Packed Single, PackedDouble with Signed Dword and Qword Indices
<u>VSCATTERQPD</u>	Scatter Packed Single, PackedDouble with Signed Dword and Qword Indices
<u>VSCATTERQPS</u>	Scatter Packed Single, PackedDouble with Signed Dword and Qword Indices
<u>VSHUFF32x4</u>	Shuffle Packed Values at 128-BitGranularity
<u>VSHUFF64x2</u>	Shuffle Packed Values at 128-BitGranularity
<u>VSHUFI32x4</u>	Shuffle Packed Values at 128-BitGranularity

<u>VSHUFI64x2</u>	Shuffle Packed Values at 128-Bit Granularity
<u>VSQRTPH</u>	Compute Square Root of Packed FP16 Values
<u>VSQRTSH</u>	Compute Square Root of Scalar FP16 Value
<u>VSUBPH</u>	Subtract Packed FP16 Values
<u>VSUBSH</u>	Subtract Scalar FP16 Value
<u>VTESTPD</u>	Packed Bit Test
<u>VTESTPS</u>	Packed Bit Test
<u>VUCOMISH</u>	Unordered Compare Scalar FP16 Values and Set EFLAGS
<u>VZEROALL</u>	Zero XMM, YMM, and ZMM Registers
<u>VZERoupper</u>	Zero Upper Bits of YMM and ZMM Registers
<u>WAIT</u>	Wait
<u>WBINVD</u>	Write Back and Invalidate Cache
<u>WBNOINVD</u>	Write Back and Do Not Invalidate Cache
<u>WRFSBASE</u>	Write FS/GS Segment Base
<u>WRGSBASE</u>	Write FS/GS Segment Base
<u>WRMSR</u>	Write to Model Specific Register
<u>WRPKRU</u>	Write Data to User Page Key Register
<u>WRSSD</u>	Write to Shadow Stack
<u>WRSSQ</u>	Write to Shadow Stack
<u>WRUSSD</u>	Write to User Shadow Stack
<u>WRUSSQ</u>	Write to User Shadow Stack
<u>XABORT</u>	Transactional Abort
<u>XACQUIRE</u>	Hardware Lock Elision Prefix Hints
<u>XADD</u>	Exchange and Add
<u>XBEGIN</u>	Transactional Begin
<u>XCHG</u>	Exchange Register/Memory With Register
<u>XEND</u>	Transactional End
<u>XGETBV</u>	Get Value of Extended Control Register
<u>XLAT</u>	Table Look-up Translation
<u>XLATB</u>	Table Look-up Translation
<u>XOR</u>	Logical Exclusive OR
<u>XORPD</u>	Bitwise Logical XOR of Packed Double Precision Floating-Point Values
<u>XORPS</u>	Bitwise Logical XOR of Packed Single Precision Floating-Point Values
<u>XRELEASE</u>	Hardware Lock Elision Prefix Hints
<u>XRESLDTK</u>	Resume Tracking Load Addresses
<u>XRSTOR</u>	Restore Processor Extended States
<u>XRSTORS</u>	Restore Processor Extended States Supervisor
<u>XSAVE</u>	Save Processor Extended States
<u>XSAVEC</u>	Save Processor Extended States With Compaction
<u>XSAVEOPT</u>	Save Processor Extended States Optimized

XSAVES	Save Processor Extended States Supervisor
XSETBV	Set Extended Control Register
XSUSLDTRK	Suspend Tracking Load Addresses
XTEST	Test if in Transactional Execution

SGX Instructions

Mnemonic	Summary
ENCLS	Execute an Enclave System Function of Specified Leaf Number
ENCLS[EADD]	Add a Page to an Uninitialized Enclave
ENCLS[EAUG]	Add a Page to an Initialized Enclave
ENCLS[EBLOCK]	Mark a page in EPC as Blocked
ENCLS[ECREATE]	Create an SECS page in the Enclave Page Cache
ENCLS[EDBG RD]	Read From a Debug Enclave
ENCLS[EDBG WR]	Write to a Debug Enclave
ENCLS[EEXTEND]	Extend Uninitialized Enclave Measurement by 256 Bytes
ENCLS[EINIT]	Initialize an Enclave for Execution
ENCLS[ELDBC]	Load an EPC Page and Mark its State
ENCLS[ELDB]	Load an EPC Page and Mark its State
ENCLS[ELDUC]	Load an EPC Page and Mark its State
ENCLS[ELDU]	Load an EPC Page and Mark its State
ENCLS[EMODPR]	Restrict the Permissions of an EPC Page
ENCLS[EMODT]	Change the Type of an EPC Page
ENCLS[EPA]	Add Version Array
ENCLS[ERDINFO]	Read Type and Status Information About an EPC Page
ENCLS[EREMOVE]	Remove a page from the EPC
ENCLS[ETRACKC]	Activates EBLOCK Checks
ENCLS[ETRACK]	Activates EBLOCK Checks
ENCLS[EWB]	Invalidate an EPC Page and Write out to Main Memory
ENCLU	Execute an Enclave User Function of Specified Leaf Number
ENCLU[EACCEPTCOPY]	Initialize a Pending Page
ENCLU[EACCEPT]	Accept Changes to an EPC Page
ENCLU[EDECCSSA]	Decrements TCS.CSSA
ENCLU[EENTER]	Enters an Enclave
ENCLU[EEXIT]	Exits an Enclave
ENCLU[EGETKEY]	Retrieves a Cryptographic Key
ENCLU[EMODPE]	Extend an EPC Page Permissions
ENCLU[EREPORT]	Create a Cryptographic Report of the Enclave
ENCLU[ERESUME]	Re-Enters an Enclave
ENCLV	Execute an Enclave VMM Function of Specified Leaf Number

ENCLV[EDECVIRTUALCHILD]	Decrement VIRTCHILDCNT in SECS
ENCLV[EINCVIRTUALCHILD]	Increment VIRTCHILDCNT in SECS
ENCLV[ESETCONTEXT]	Set the ENCLAVECONTEXT Field in SECS

SMX Instructions

Mnemonic	Summary
GETSEC[CAPABILITIES]	Report the SMX Capabilities
GETSEC[ENTERACCS]	Execute Authenticated Chipset Code
GETSEC[EXITAC]	Exit Authenticated Code Execution Mode
GETSEC[PARAMETERS]	Report the SMX Parameters
GETSEC[SENDER]	Enter a Measured Environment
GETSEC[SEXIT]	Exit Measured Environment
GETSEC[SMCTRL]	SMX Mode Control
GETSEC[WAKEUP]	Wake Up Sleeping Processors in Measured Environment

VMX Instructions

Mnemonic	Summary
INVEPT	Invalidate Translations Derived from EPT
INVVPID	Invalidate Translations Based on VPID
VMCALL	Call to VM Monitor
VMCLEAR	Clear Virtual-Machine Control Structure
VMFUNC	Invoke VM function
VMLAUNCH	Launch/Resume Virtual Machine
VMPTRLD	Load Pointer to Virtual-Machine Control Structure
VMPTRST	Store Pointer to Virtual-Machine Control Structure
VMREAD	Read Field from Virtual-Machine Control Structure
VMRESUME	Launch/Resume Virtual Machine
VMRESUME (1)	Resume Virtual Machine
VMWRITE	Write Field to Virtual-Machine Control Structure
VMXOFF	Leave VMX Operation
VMXON	Enter VMX Operation

Xeon Phi™ Instructions

Mnemonic	Summary
PREFETCHWT1	Prefetch Vector Data Into Caches With Intent to Write and T1 Hint
V4FMADDPS	Packed Single Precision Floating-Point Fused Multiply-Add(4-Iterations)
V4FMADDSS	Scalar Single Precision Floating-Point Fused Multiply-Add(4-Iterations)

<u>V4FNMADDPS</u>	Packed Single Precision Floating-Point Fused Multiply-Add(4-Iterations)
<u>V4FNMADDSS</u>	Scalar Single Precision Floating-Point Fused Multiply-Add(4-Iterations)
<u>VEXP2PD</u>	Approximation to the Exponential 2^x of Packed Double Precision Floating-Point Values With Less Than 2^{-23} Relative Error
<u>VEXP2PS</u>	Approximation to the Exponential 2^x of Packed Single Precision Floating-Point Values With Less Than 2^{-23} Relative Error
<u>VGATHERPF0DPD</u>	Sparse PrefetchPacked SP/DP Data Values With Signed Dword, Signed Qword Indices Using T0 Hint
<u>VGATHERPF0DPS</u>	Sparse PrefetchPacked SP/DP Data Values With Signed Dword, Signed Qword Indices Using T0 Hint
<u>VGATHERPF0QPD</u>	Sparse PrefetchPacked SP/DP Data Values With Signed Dword, Signed Qword Indices Using T0 Hint
<u>VGATHERPF0QPS</u>	Sparse PrefetchPacked SP/DP Data Values With Signed Dword, Signed Qword Indices Using T0 Hint
<u>VGATHERPF1DPD</u>	Sparse PrefetchPacked SP/DP Data Values With Signed Dword, Signed Qword Indices Using T1 Hint
<u>VGATHERPF1DPS</u>	Sparse PrefetchPacked SP/DP Data Values With Signed Dword, Signed Qword Indices Using T1 Hint
<u>VGATHERPF1QPD</u>	Sparse PrefetchPacked SP/DP Data Values With Signed Dword, Signed Qword Indices Using T1 Hint
<u>VGATHERPF1QPS</u>	Sparse PrefetchPacked SP/DP Data Values With Signed Dword, Signed Qword Indices Using T1 Hint
<u>VP4DPWSSD</u>	Dot Product of Signed Words With Dword Accumulation (4-Iterations)
<u>VP4DPWSSDS</u>	Dot Product of Signed Words With Dword Accumulation and Saturation(4-Iterations)
<u>VRCP28PD</u>	Approximation to the Reciprocal of Packed Double Precision Floating-Point Values With Less Than 2^{-28} Relative Error
<u>VRCP28PS</u>	Approximation to the Reciprocal of Packed Single Precision Floating-Point Values With Less Than 2^{-28} Relative Error
<u>VRCP28SD</u>	Approximation to the Reciprocal of Scalar Double Precision Floating-Point Value With Less Than 2^{-28} Relative Error
<u>VRCP28SS</u>	Approximation to the Reciprocal of Scalar Single Precision Floating-Point Value With Less Than 2^{-28} Relative Error
<u>VRSQRT28PD</u>	Approximation to the Reciprocal Square Root of Packed Double Precision Floating-Point Values With Less Than 2^{-28} Relative Error
<u>VRSQRT28PS</u>	Approximation to the Reciprocal Square Root of Packed Single Precision Floating-Point Values With Less Than 2^{-28} Relative Error
<u>VRSQRT28SD</u>	Approximation to the Reciprocal Square Root of Scalar Double Precision Floating-Point Value With Less Than 2^{-28} Relative Error
<u>VRSQRT28SS</u>	Approximation to the Reciprocal Square Root of Scalar Single Precision Floating-Point Value With Less Than 2^{-28} Relative Error
<u>VSCATTERPF0DPD</u>	Sparse PrefetchPacked SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint With Intent to Write
<u>VSCATTERPF0DPS</u>	Sparse PrefetchPacked SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint With Intent to Write

VSCATTERPF0QPD	Sparse PrefetchPacked SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint With Intentto Write
VSCATTERPF0QPS	Sparse PrefetchPacked SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint With Intentto Write
VSCATTERPF1DPD	Sparse PrefetchPacked SP/DP Data Values With Signed Dword, Signed Qword Indices Using T1 Hint With Intentto Write
VSCATTERPF1DPS	Sparse PrefetchPacked SP/DP Data Values With Signed Dword, Signed Qword Indices Using T1 Hint With Intentto Write
VSCATTERPF1QPD	Sparse PrefetchPacked SP/DP Data Values With Signed Dword, Signed Qword Indices Using T1 Hint With Intentto Write
VSCATTERPF1QPS	Sparse PrefetchPacked SP/DP Data Values With Signed Dword, Signed Qword Indices Using T1 Hint With Intentto Write

This UNOFFICIAL, mechanically-separated, non-verified reference is provided for convenience, but it may be incomplete or broken in various obvious or non-obvious ways. Refer to [Intel® 64 and IA-32 Architectures Software Developer's Manual](#) for anything serious.