IS61C25616AL IS61C25616AS IS64C25616AL IS64C25616AS



256K x 16 HIGH-SPEED CMOS STATIC RAM

FEATURES

HIGH SPEED: (IS61/64C25616AL)

- High-speed access time: 10ns, 12 ns
- Low Active Power: 150 mW (typical)
- Low Standby Power: 10 mW (typical) CMOS standby

LOW POWER: (IS61/64C25616AS)

- High-speed access time: 25 ns
- Low Active Power: 75 mW (typical)
- Low Standby Power: 1 mW (typical) CMOS standby
- TTL compatible interface levels
- Single 5V ± 10% power supply
- Fully static operation: no clock or refresh required
- Available in 44-pin SOJ package and 44-pin TSOP (Type II)
- Commercial, Industrial and Automotive temperature ranges available
- Lead-free available

MARCH 2020

DESCRIPTION


The *ISSI* IS61C25616AL/AS and IS64C25616AL/AS are high-speed, 4,194,304-bit static RAMs organized as 262,144 words by 16 bits. They are fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 12 ns with low power consumption.

When $\overline{\text{CE}}$ is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs, $\overline{\textbf{CE}}$ and $\overline{\textbf{OE}}$. The active LOW Write Enable ($\overline{\textbf{WE}}$) controls both writing and reading of the memory. A data byte allows Upper Byte ($\overline{\textbf{UB}}$) and Lower Byte ($\overline{\textbf{LB}}$) access.

The IS61C25616AL/AS and IS64C25616AL/AS are packaged in the JEDEC standard 44-pin 400-mil SOJ and 44-pin TSOP (Type II).


FUNCTIONAL BLOCK DIAGRAM




Copyright © 2020 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.



PIN CONFIGURATIONS 44-Pin SOJ



44-Pin TSOP (Type II)



PIN DESCRIPTIONS

A0-A17	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input

LB	Lower-byte Control (I/O0-I/O7)				
ŪB	Upper-byte Control (I/O8-I/O15)				
NC	No Connection				
V _{DD}	Power				
GND	Ground				



TRUTH TABLE

						I/O	PIN	
Mode	WE	Œ	ŌĒ	IB	UB	I/O0-I/O7	I/O8-I/O15	VDD Current
Not Selected	Х	Н	Х	Х	Х	High-Z	High-Z	ISB1, ISB2
Output Disabled	Н	L	Н	Х	Х	High-Z	High-Z	Icc1, Icc2
	Χ	L	Χ	Н	Н	High-Z	High-Z	
Read	Н	L	L	L	Н	D оит	High-Z	lcc1, lcc2
	Н	L	L	Н	L	High-Z	Dout	
	Н	L	L	L	L	Dout	Dout	
Write	L	L	Х	L	Н	DIN	High-Z	lcc1, lcc2
	L	L	Χ	Н	L	High-Z	DIN	
	L	L	Χ	L	L	DIN	DIN	

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.5	W
Іоит	DC Output Current (LOW)	20	mA

Notes:

CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	$V_{IN} = 0V$	5	pF
Соит	Output Capacitance	Vout = 0V	7	pF

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, $V_{DD} = 5.0V$.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -4.0 \text{ mA}$		2.4	_	V
Vol	Output LOW Voltage	VDD = Min., IOL = 8.0 mA		_	0.4	V
VIH	Input HIGH Voltage			2.2	VDD + 0.5	V
VIL	Input LOW Voltage(1)			-0.3	0.8	V
Ш	Input Leakage	$GND \leq V_{IN} \leq V_{DD}$	Com. Ind. Auto.	-1 -2 -5	1 2 5	μΑ
lLO	OutputLeakage	GND ≤ Vouт ≤ Vdd Outputs Disabled	Com. Ind. Auto.	-1 -2 -5	1 2 5	μΑ

Note: 1. $V_{IL} = -3.0V$ for pulse width less than 10 ns.

^{1.} Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



OPERATING RANGE: HIGH SPEED OPTION (IS61/64C25616AL)

Range	Ambient Temperature	V DD	Speed (ns)	
Commercial	0°C to +70°C	5V ± 10%	10	
Industrial	-40°C to +85°C	5V ± 10%	10	
Automotive	-40°C to +125°C	5V ± 10%	12	

OPERATING RANGE: LOW POWER OPTION (IS61/64C25616AS)

Range	Ambient Temperature	VDD	Speed (ns)	
Commercial	0°C to +70°C	5V ± 10%	25	
Industrial	-40°C to +85°C	5V ± 10%	25	
Automotive	-40°C to +125°C	5V ± 10%	25	



HIGH SPEED OPTION (IS61/64C25616AL) POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions		-10 Min.) ns Max.	-12 Min.	ns Max.	Unit
lcc1	V _{DD} Operating	$V_{DD} = V_{DD} \text{ max.}, \overline{CE} = V_{IL}$	Com.		45		45	mA
	Supply Current	IOUT = 0 mA, f = 0	Ind.	_	50	_	50	
	11 7	,	Auto.	_	55	_	55	
lcc2	VDD Dynamic Operating	VDD = VDD MAX., $\overline{\textbf{CE}}$ = VIL	Com.	_	50	_	45	mA
	Supply Current	IOUT = 0 mA, f = fMAX	Ind.	_	55	_	50	
			Auto.	_	70	_	60	
			typ.(2)		30		25	
IsB1	TTL Standby Current	VDD = VDD MAX.,	Com.	_	15	_	15	mA
	(TTL Inputs)	VIN = VIH OR VIL	Ind.	_	20	_	20	
	. ,	$\overline{\textbf{CE}} \ge V_{IH}, f = 0$	Auto.	_	30	_	30	
ISB2	CMOS Standby	VDD = VDD MAX.,	Com.		8		8	mA
	Current (CMOS Inputs)	$\overline{CE} \leq V_{DD} - 0.2V$	Ind.	_	12	_	12	
	, , , , ,	$V_{IN} \ge V_{DD} - 0.2V$, or	Auto.	_	20	_	20	
		$V_{IN} \le 0.2V, f = 0$	typ. ⁽²⁾		2			

Note

LOW POWER OPTION (IS61/64C25616AS) POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-25 ı	ns		
Symbol	Parameter	Test Conditions		Min.	Max.	Unit	
lcc	Average operating	Œ=V⊩,	Com.	_	10	mA	
	Current	V _{DD} =Max.,	Ind.	_	15		
		IOUT=0 mA, f=0	Auto.	_	20		
lcc1	V _{DD} Dynamic Operating	VDD=Max., CE=VIL	Com.	_	25	mA	
	Supply Current	$IOUT = 0 \text{ mA}, f = f_{MAX}$	Ind.	_	30		
		VIN=VIH or VIL	Auto.	_	40		
			typ.(2)	15	5		
ISB1	TTL Standby Current	V _{DD} =Max.,	Com.	_	1	mA	
	(TTLInputs)	$V_{IN} = V_{IH} \text{ or } V_{IL}, \overline{CE} \ge V_{IH},$	Ind.	_	1.5		
		f = 0	Auto.	_	2		
ISB2	CMOSStandby	V _{DD} =Max.,	Com.	_	0.8	mA	
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$,	Ind.	_	0.9		
		$VIN \ge VDD - 0.2V$	Auto.	_	2		
		or $V_{IN} \le V_{SS} + 0.2V$, $f = 0$	typ.(2)	0.	2		

^{1.} At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

^{2.} Typical values are measured at $V_{DD} = 5V$, $T_A = 25$ °C and not 100% tested.

^{1.} At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

^{2.} Typical values are measured at VDD = 5V, TA = 25°C and not 100% tested.



READ CYCLE SWITCHING CHARACTERISTICS(1) (Over Operating Range)

		-1	0	-1	2	-2	5	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	10	_	12	_	25	_	ns
taa	Address Access Time	_	10	_	12	_	25	ns
tона	Output Hold Time	3	_	3	_	3	_	ns
tace	CE Access Time	_	10	_	12	_	25	ns
tDOE	OE Access Time	_	5	_	6	_	15	ns
thzoe(2)	OE to High-Z Output	0	5	0	6	0	8	ns
tlzoe(2)	OE to Low-Z Output	0	_	0	_	2	_	ns
thzce(2)	CE to High-Z Output	0	5	0	6	0	8	ns
tLZCE(2)	CE to Low-Z Output	2	_	2	_	2	_	ns
t BA	LB, UB Access Time	_	5	_	6	_	25	ns
t HZB	LB, UB to High-Z Output	0	5	0	6	0	8	ns
t LZB	LB, UB to Low-Z Output	0	_	0	_	0	_	ns

Notes:

- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. Not 100% tested.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS




Figure 1





Figure 2




AC WAVEFORMS

READ CYCLE NO. $1^{(1,2)}$ (Address Controlled) ($\overline{CE} = \overline{OE} = V_{IL}$, \overline{UB} or $\overline{LB} = V_{IL}$)



READ CYCLE NO. 2(1,3)



- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. $\overline{\text{OE}}$, $\overline{\text{CE}}$, $\overline{\text{UB}}$, or $\overline{\text{LB}}$ = V_IL.
- 3. Address is valid prior to or coincident with $\overline{\textbf{CE}}$ LOW transition.



WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

		-10	0	-1:	2	-2	25	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	10	_	12	_	25	_	ns
tsce	CE to Write End	7	_	9	_	18	_	ns
taw	Address Setup Time to Write End	7	_	9	_	18	_	ns
t HA	Address Hold from Write End	0	_	0	_	0	_	ns
tsa	Address Setup Time	0	_	0	_	0	_	ns
tрwв	LB, UB Valid to End of Write	7	_	9	_	18	_	ns
tpwe1	WE Pulse Width (OE =High)	7	_	9	_	15	_	ns
tpwe2	WE Pulse Width (OE=Low)	7	_	9	_	17	_	ns
t sd	Data Setup to Write End	6	_	6	_	15	_	ns
t HD	Data Hold from Write End	0	_	0	_	0	_	ns
thzwe ⁽²⁾	WE LOW to High-Z Output	_	6	_	6	_	15	ns
tlzwe ⁽²⁾	WE HIGH to Low-Z Output	3	_	3	_	5	_	ns


^{1.} Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.

Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
 The internal write time is defined by the overlap of CE LOW and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.



AC WAVEFORMS


WRITE CYCLE NO. 1 (WE Controlled)(1,2)




- 1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the $\overline{\textbf{CE}}$ and $\overline{\textbf{WE}}$ inputs and at least one of the $\overline{\textbf{LB}}$ and $\overline{\textbf{UB}}$ inputs being in the LOW state.
- 2. WRITE = (\overline{CE}) [(\overline{LB}) = (\overline{UB})] (\overline{WE}) .



WRITE CYCLE NO. 2 (OE is HIGH During Write Cycle) (1,2)




WRITE CYCLE NO. 3 (OE is LOW During Write Cycle) (1)



- 1. The internal write time is defined by the overlap of $\overline{\textbf{CE}}$ LOW and $\overline{\textbf{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if $\overline{\text{OE}} \ge V_{\text{IH}}$.



WRITE CYCLE NO. 4 (UB/LB Back to Back Write)






DATA RETENTION SWITCHING CHARACTERISTICS (HIGH SPEED) (IS61/64C25616AL)

Symbol	Parameter	Test Condition		Min.	Max.	Unit
VDR	V _{DD} for Data Retention	See Data Retention Waveform		2.9	5.5	V
I DR	Data Retention Current	$V_{DD}=2.9V, \overline{CE} \ge V_{DD}-0.2V$ $V_{IN} \ge V_{DD}-0.2V, \text{ or } V_{IN} \le V_{SS}+0.2V$	Com. Ind.	_ _	8 10	mA
			Auto. typ. (1)	_ 1	15	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	ns
t RDR	RecoveryTime	See Data Retention Waveform		tric	_	ns

Note:

DATA RETENTION WAVEFORM (CE Controlled)



^{1.} Typical Values are measured at $V_{DD}=5V$, $T_A=25^{\circ}C$ and not 100% tested.




DATA RETENTION SWITCHING CHARACTERISTICS (LOW POWER) (IS61/64C25616AS)

Symbol	Parameter	Test Condition		Min.	Max.	Unit
VDR	V _{DD} for Data Retention	See Data Retention Waveform		2.9	5.5	V
lor	Data Retention Current	$V_{DD}=2.9V, \overline{CE} \ge V_{DD}-0.2V$ $V_{IN} \ge V_{DD}-0.2V, \text{ or } V_{IN} \le V_{SS}+0.2V$	Com. Ind.		0.8 0.9	mA
			Auto. typ. (1)	0.2	2	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	ns
t RDR	RecoveryTime	See Data Retention Waveform		trc	_	ns

Note:

DATA RETENTION WAVEFORM (CE Controlled)



^{1.} Typical Values are measured at VDD=5V, TA=25°C and not 100% tested.



HIGH SPEED

ORDERING INFORMATION: IS61/64C25616AL

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package	
10	IS61C25616AL-10TL	44-pin TSOP-II, Lead-free	

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
10	IS61C25616AL-10KLI IS61C25616AL-10TLI	400-mil Plastic SOJ, Lead-free 44-pin TSOP-II, Lead-free

Automotive Range: -40°C to +125°C

Speed (ns)	Order Part No.	Package
12	IS64C25616AL-12CTLA3	44-pin TSOP-II, Lead-free, Copper Leadframe

LOW POWER


ORDERING INFORMATION: IS61C25616AS

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
25	IS61C25616AS-25KLI IS61C25616AS-25TLI	400-mil Plastic SOJ, Lead-free 44-pin TSOP-II, Lead-free


Automotive Range: -40°C to +125°C


Speed (ns)	Order Part No.	Package	
25	IS64C25616AS-25TLA3	44-pin TSOP-II, Lead-free	



DIMENSION IN INCH

DIMENSION IN MM





NOTE:

g S

- 1. Controlling dimension: mm
- 2. Dimension D and E1 do not include mold protrusion .
- 4. Formed leads shall be planar with respect to one another within 0.1mm 3. Dimension b2 does not include dambar protrusion/intrusion.

 $\,\mathsf{A}1$

5. Reference document : JEDEC SPEC MS-027. at the seating plane after final test.

SEATING PLANE



44L 400mil SOJ Package Outline

REV.

(T)

DATE |12/21/2007

