

ELL201 Digital Electronics

Lab Report

Atif Anwer 2020EE10479

February 23, 2022

Verilog Assignment 1

1 Objectives

To realize the function $F = \sum(0, 1, 2, 5, 6, 8, 9, 11, 13, 14, 15)$:

1. Using one 8 to 1 multiplexer, and minimum additional gates.
2. Using two 4 to 1 multiplexers, and minimum additional gates.

2 Implementation Methodology

2.1 Truth Table of the given function

A	B	C	D	F
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

Table 1: Truth Table of Function F

2.2 Implementation using a 8 to 1 Multiplexer

1. Considering inputs A, B, C as selector lines, the input lines can be combinational logic of D .

Selector Lines					Input Line
A	B	C	D	F	
0	0	0	0	1	1
0	0	0	1	1	
0	0	1	0	1	D'
0	0	1	1	0	
0	1	0	0	0	D
0	1	0	1	1	
0	1	1	0	1	D'
0	1	1	1	0	
1	0	0	0	1	1
1	0	0	1	1	
1	0	1	0	0	D
1	0	1	1	1	
1	1	0	0	0	D
1	1	0	1	1	
1	1	1	0	1	1
1	1	1	1	1	

Table 2: Truth Table of Selector and Input Lines

2. This can be represented with the following circuit diagram :




Figure 1: Implementation using a 8 to 1 Multiplexer

2.2.1 Code

```
1 module Combination
2 (
3     input A,
4     input B,
5     input C,
6     input D,
7     output F
8 );
9 wire comp;
10 not(comp,D);
11 multiplexer8x1 M1( .I0(1'b1),
12                   .I1(comp),
13                   .I2(D),
14                   .I3(comp),
15                   .I4(1'b1),
16                   .I5(D),
17                   .I6(D),
18                   .I7(1'b1),
19                   .S2(A),
20                   .S1(B),
21                   .S0(C),
22                   .F(F));
23
24 endmodule
25 module multiplexer8x1
26 (
27     input I0,
28     input I1,
29     input I2,
30     input I3,
31     input I4,
32     input I5,
33     input I6,
34     input I7,
35     input S2,
36     input S1,
37     input S0,
38     output reg F
39 );
40 always @(I0,I1,I2,I3,I4,I5,I6,I7,S0,S1,S2)
41 begin
42     if (S2) begin
43         if (S1) begin
44             if (S0) begin
45                 assign F = I7;
46             end
47             else begin
48                 assign F = I6;
49             end
50         end
51         else begin
52             if (S0) begin
53                 assign F = I5;
54             end
55             else begin
56                 assign F = I4;
```

```

57         end
58     end
59 end
60 else begin
61     if (S1) begin
62         if (S0) begin
63             assign F = I3;
64         end
65         else begin
66             assign F = I2;
67         end
68     end
69     else begin
70         if (S0) begin
71             assign F = I1;
72         end
73         else begin
74             assign F = I0;
75         end
76     end
77 end
78 end
79 endmodule

```

2.2.2 Test Bench

```

1 module tb;
2
3 reg A,B,C,D;
4 wire F;
5 integer i;
6
7 Combination_Circuit(.A(A),.B(B),.C(C),.D(D),.F(F));
8
9 initial begin
10 $dumpfile("tb.vcd");
11 $dumpvars(0,tb);
12     A<=0;
13     B<=0;
14     C<=0;
15     D<=0;
16
17     $monitor("A = %0b B = %0b C = %0b D = %0b    F = %0b",A,B,C,D,F);
18     for (i =0 ;i<16 ;i = i+1 ) begin
19         {A,B,C,D} = i;
20         #10;
21     end
22 end
23 endmodule

```

2.2.3 vvp execution output

VCD info: dumpfile tb.vcd opened for output.

```
A = 0 B = 0 C = 0 D = 0   F = 1
A = 0 B = 0 C = 0 D = 1   F = 1
A = 0 B = 0 C = 1 D = 0   F = 1
A = 0 B = 0 C = 1 D = 1   F = 0
A = 0 B = 1 C = 0 D = 0   F = 0
A = 0 B = 1 C = 0 D = 1   F = 1
A = 0 B = 1 C = 1 D = 0   F = 1
A = 0 B = 1 C = 1 D = 1   F = 0
A = 1 B = 0 C = 0 D = 0   F = 1
A = 1 B = 0 C = 0 D = 1   F = 1
A = 1 B = 0 C = 1 D = 0   F = 0
A = 1 B = 0 C = 1 D = 1   F = 1
A = 1 B = 1 C = 0 D = 0   F = 0
A = 1 B = 1 C = 0 D = 1   F = 1
A = 1 B = 1 C = 1 D = 0   F = 1
A = 1 B = 1 C = 1 D = 1   F = 1
```

2.2.4 Waveform on GTKwave




Figure 2: Waveform of simulation

2.3 Implementation using two 4 to 1 Multiplexers

1. We know that a 8 to 1 multiplexer's functionality can be implemented using two 4 to 1 multiplexers (with active high enabling) as shown below :




Figure 3: Implementation using two 4 to 1 Multiplexers

2. The idea behind this implementation is that if we consider the same Truth table 2 and connecting the same input lines I_0, I_1, I_2, I_3 to multiplexer 1 and input lines I_4, I_5, I_6, I_7 to multiplexer 2 as given in Figure 3 but connecting the enable signal input of multiplexer 1 to A' and multiplexer 2 to A and equating F to the *OR* of their outputs provides the same functionality as an 8 to 1 multiplexer with input lines $I_0, I_1 \dots I_7$ and three selector lines A, B and C .

2.3.1 Code

```

1 module Combination
2 (
3     input A,
4     input B,
5     input C,
6     input D,
7     output F
8 );
9 wire Dcomp, m1, m2, Acomp;
10 not(Acomp, A);
11 not(Dcomp, D);
12 multiplexer4x1 M1( .I0(1'b1),
13                   .I1(Dcomp),
14                   .I2(D),
15                   .I3(Dcomp),
16                   .En(Acomp),
17                   .S1(B),
18                   .S0(C),
19                   .F(m1));
20

```

```

21 multiplexer4x1 M2( .I0(1'b1),
22                   .I1(D),
23                   .I2(D),
24                   .I3(1'b1),
25                   .En(A),
26                   .S1(B),
27                   .S0(C),
28                   .F(m2));
29 or(F,m1,m2);
30
31 endmodule
32 module multiplexer4x1
33 (
34     input I0,
35     input I1,
36     input I2,
37     input I3,
38     input En,
39     input S1,
40     input S0,
41     output reg F
42 );
43 always @(I0,I1,I2,I3,S0,S1)
44 begin
45     if(En) begin
46         if (S1) begin
47             if (S0) begin
48                 assign F = I3;
49             end
50             else begin
51                 assign F = I2;
52             end
53         end
54         else begin
55             if (S0) begin
56                 assign F = I1;
57             end
58             else begin
59                 assign F = I0;
60             end
61         end
62     end
63     else begin
64         assign F = 1'b0;
65     end
66 end
67 endmodule

```

2.3.2 Test Bench

```

1 module tb;
2
3 reg A,B,C,D;
4 wire F;
5 integer i;
6
7 Combination Circuit(.A(A),.B(B),.C(C),.D(D),.F(F));
8
9 initial begin

```

```

10 $dumpfile("tb.vcd");
11 $dumpvars(0,tb);
12     A<=0;
13     B<=0;
14     C<=0;
15     D<=0;
16
17     $monitor("A = %0b B = %0b C = %0b D = %0b    F = %0b",A,B,C,D,F);
18     for (i =0 ;i<16 ;i = i+1 ) begin
19         {A,B,C,D} = i;
20         #10;
21     end
22 end
23 endmodule

```

2.3.3 vvp execution output

VCD info: dumpfile tb.vcd opened for output.

```

A = 0 B = 0 C = 0 D = 0    F = 1
A = 0 B = 0 C = 0 D = 1    F = 1
A = 0 B = 0 C = 1 D = 0    F = 1
A = 0 B = 0 C = 1 D = 1    F = 0
A = 0 B = 1 C = 0 D = 0    F = 0
A = 0 B = 1 C = 0 D = 1    F = 1
A = 0 B = 1 C = 1 D = 0    F = 1
A = 0 B = 1 C = 1 D = 1    F = 0
A = 1 B = 0 C = 0 D = 0    F = 1
A = 1 B = 0 C = 0 D = 1    F = 1
A = 1 B = 0 C = 1 D = 0    F = 0
A = 1 B = 0 C = 1 D = 1    F = 1
A = 1 B = 1 C = 0 D = 0    F = 0
A = 1 B = 1 C = 0 D = 1    F = 1
A = 1 B = 1 C = 1 D = 0    F = 1
A = 1 B = 1 C = 1 D = 1    F = 1

```

2.3.4 Waveform on GTKwave



Figure 4: Waveform of simulation