

ELL201 Digital Electronics

Lab Report

Atif Anwer 2020EE10479

March 14, 2022

Verilog Assignment 2

1 Objectives

1. To design a synchronous 4-bit Gray Code Counter using SR Flip Flops.
2. To design a synchronous ring counter using D Flip-Flops.

2 Part 1 : Synchronous 4-bit Gray Code Counter using SR Flip Flops

2.1 State Transition in SR Flip-Flops

State Transition	S	R
$0 \rightarrow 0$	0	X
$0 \rightarrow 1$	1	0
$1 \rightarrow 0$	0	1
$1 \rightarrow 1$	X	0

Table 1: State Transition in SR Flip-Flop

2.2 State Table of SR Flip-Flop


Since a 4-bit grey code shows 16 states, there is a requirement of 4 Synchronized SR Flip-Flops.

Q_3	Q_2	Q_1	Q_0	S_3	R_3	S_2	R_2	S_1	R_1	S_0	R_0
0	0	0	0	0	x	0	x	0	x	1	0
0	0	0	1	0	x	0	x	1	0	x	0
0	0	1	1	0	x	0	x	x	0	0	1
0	0	1	0	0	x	1	0	x	0	0	x
0	1	1	0	0	x	x	0	x	0	1	0
0	1	1	1	0	x	x	0	0	1	x	0
0	1	0	1	0	x	x	0	0	x	0	1
0	1	0	0	1	0	x	0	0	x	0	x
1	1	0	0	x	0	x	0	0	x	1	0
1	1	0	1	x	0	x	0	1	0	x	0
1	1	1	1	x	0	x	0	x	0	0	1
1	1	1	0	x	0	0	1	x	0	0	x
1	0	1	0	x	0	0	x	x	0	1	0
1	0	1	1	x	0	0	x	0	1	x	0
1	0	0	1	x	0	0	x	0	x	0	1
1	0	0	0	0	1	0	x	0	x	0	x

Table 2: State Table of 4-bit Grey Code Counter

2.3 Solving Karnaugh Maps for $S_3, R_3, S_2, R_2, S_1, R_1, S_0, R_0$,

2.3.1 S_0



Minimized Expression : $S_0 = \overline{Q_3} \overline{Q_2} \overline{Q_1} + \overline{Q_3} Q_2 Q_1 + Q_3 \overline{Q_2} Q_1 + Q_3 Q_2 \overline{Q_1}$

2.3.2 R_0

		$Q_1 Q_0$				
		00	01	11	10	
		00	0	0	1	X
$Q_3 Q_2$	01	X	1	0	0	
	11	0	0	1	X	
	10	X	1	0	0	

$$\text{Minimized Expression : } R_0 = \overline{Q_3} \overline{Q_2} Q_1 + \overline{Q_3} Q_2 \overline{Q_1} + Q_3 \overline{Q_2} \overline{Q_1} + Q_3 Q_2 Q_1$$

2.3.3 S_1

		$Q_1 Q_0$				
		00	01	11	10	
		00	0	1	X	X
$Q_3 Q_2$	01	0	0	0	0	X
	11	0	1	X	X	
	10	0	0	0	0	X

$$\text{Minimized Expression : } S_1 = \overline{Q_3} \overline{Q_2} Q_0 + Q_3 Q_2 Q_0$$

2.3.4 R_1

		$Q_1 Q_0$				
		00	01	11	10	
		00	X	0	0	0
$Q_3 Q_2$	01	X	X	1	0	
	11	X	0	0	0	
	10	X	X	1	0	

$$\text{Minimized Expression : } R_1 = \overline{Q_3} Q_2 Q_0 + Q_3 \overline{Q_2} Q_0$$

2.3.5 S_2

		$Q_1 Q_0$				
		00	01	11	10	
$Q_3 Q_2$		00	0	0	0	1
		01	X	X	X	X
		11	X	X	X	0
		10	0	0	0	0

Minimized Expression : $S_2 = \overline{Q_3} Q_1 \overline{Q_0}$

2.3.6 R_2

		$Q_1 Q_0$				
		00	01	11	10	
$Q_3 Q_2$		00	X	X	X	0
		01	0	0	0	0
		11	0	0	0	1
		10	X	X	X	X

Minimized Expression : $R_2 = Q_3 Q_1 \overline{Q_0}$

2.3.7 S_3

		$Q_1 Q_0$				
		00	01	11	10	
$Q_3 Q_2$		00	0	0	0	0
		01	1	0	0	0
		11	X	X	X	X
		10	0	X	X	X

Minimized Expression : $S_3 = Q_2 \overline{Q_1} \overline{Q_0}$

2.3.8 R_3

		$Q_1 Q_0$				
		00	01	11	10	
$Q_3 Q_2$		00	X	X	X	
		01	0	X	X	X
		11	0	0	0	0
		10	1	0	0	0

Minimized Expression : $R_3 = \overline{Q_2} \overline{Q_1} \overline{Q_0}$

2.4 Code

```

1 module grey_counter (clk,reset,count);
2
3     input clk,reset;
4     output [3:0] count;
5
6     wire [3:0] S,R;
7     wire [3:0] Q,Qbar;
8
9     assign S[0] = ((~Q[3]) & (~Q[2]) & (~Q[1]))
10    | ((~Q[3]) & (Q[2]) & (Q[1]))
11    | ((Q[3]) & (Q[2]) & (~Q[1]))
12    | ((Q[3]) & (~Q[2]) & (Q[1]));
13
14    assign R[0] = ((~Q[3]) & (~Q[2]) & (Q[1]))
15    | ((~Q[3]) & (Q[2]) & (~Q[1]))
16    | ((Q[3]) & (Q[2]) & (Q[1]))
17    | ((Q[3]) & (~Q[2]) & (~Q[1]));
18
19    assign S[1] = ((~Q[3]) & (~Q[2]) & (Q[0]))
20    | ((Q[3]) & (Q[2]) & (Q[0]));
21    assign R[1] = ((~Q[3]) & (Q[2]) & (Q[0]))
22    | ((Q[3]) & (~Q[2]) & (Q[0]));
23
24    assign S[2] = ((~Q[3]) & (Q[1]) & (~Q[0]));
25    assign R[2] = ((Q[3]) & (Q[1]) & (~Q[0]));
26    assign S[3] = ((Q[2]) & (~Q[1]) & (~Q[0]));
27    assign R[3] = ((~Q[2]) & (~Q[1]) & (~Q[0]));
28
29    sr_flip_flop FF1(.s(S[0]),.r(R[0]),.clk(clk),.reset(reset),
30                      .q(Q[0]),.qbar(Qbar[0]));
31
32    sr_flip_flop FF2(.s(S[1]),.r(R[1]),.clk(clk),.reset(reset),
33                      .q(Q[1]),.qbar(Qbar[1]));
34
35    sr_flip_flop FF3(.s(S[2]),.r(R[2]),.clk(clk),.reset(reset),
36                      .q(Q[2]),.qbar(Qbar[2]));
37

```

```

38     sr_flip_flop FF4(.s(S[3]), .r(R[3]), .clk(clk), .reset(reset),
39                         .q(Q[3]), .qbar(Qbar[3]));
40
41     assign count = Q;
42
43 endmodule
44
45 module sr_flip_flop(s,r,clk,reset, q, qbar);
46
47     input s,r,clk,reset;
48     output reg q, qbar;
49
50     always@(reset,posedge clk)
51         begin
52             if (reset == 0) begin
53                 q <= 0;
54             end
55             else
56                 begin
57
58                     if(s == 1)
59                         begin
60                             q <= 1;
61                             qbar <= 0;
62                         end
63                     else if(r == 1)
64                         begin
65                             q <= 0;
66                             qbar <=1;
67                         end
68                     else if(s == 0 & r == 0)
69                         begin
70                             q <= q;
71                             qbar <= qbar;
72                         end
73                 end
74             end
75         endmodule

```

2.5 Test Bench

```

1 module greycode_testbench;
2
3 reg clk;
4 reg reset;
5 wire [3:0] count;
6
7 grey_counter G(.clk(clk), .reset(reset), .count(count));
8
9 initial begin
10     clk=0;
11     forever #10 clk=~clk;
12 end
13
14 initial begin
15
16     $monitor ("clock %b, count = %b",clk,count);
17     $dumpfile("TestBench.vcd");
18     $dumpvars (0, greycode_testbench);

```

```
19      reset <= 0;
20      #10;
21      reset <= 1;
22
23      repeat (32)
24      begin
25          #10;
26      end
27
28      $finish;
29 end
30 endmodule
```

2.6 vvp execution output

```
VCD info: dumpfile TestBench.vcd opened for output.
clock 0, count = 0000
clock 1, count = 0001
clock 0, count = 0001
clock 1, count = 0011
clock 0, count = 0011
clock 1, count = 0010
clock 0, count = 0010
clock 1, count = 0110
clock 0, count = 0110
clock 1, count = 0111
clock 0, count = 0111
clock 1, count = 0101
clock 0, count = 0101
clock 1, count = 0100
clock 0, count = 0100
clock 1, count = 1100
clock 0, count = 1100
clock 1, count = 1101
clock 0, count = 1101
clock 1, count = 1111
clock 0, count = 1111
clock 1, count = 1110
clock 0, count = 1110
clock 1, count = 1010
clock 0, count = 1010
clock 1, count = 1011
clock 0, count = 1011
clock 1, count = 1001
clock 0, count = 1001
clock 1, count = 1000
clock 0, count = 1000
clock 1, count = 0000
clock 0, count = 0000
```

2.7 Waveform on GTKwave




Figure 1: Waveform of simulation

3 Part 2 : Synchronous 4-bit Ring Counter using D Filp-Flops

3.1 State Transition in D Flip-Flops

State Transision	D
$0 \rightarrow 0$	0
$0 \rightarrow 1$	1
$1 \rightarrow 0$	0
$1 \rightarrow 1$	1

Table 3: State Transition in D Flip-Flop

3.2 State Table of SR Flip-Flop

Since a 4-bits can show 15 non-zero states, there is a requirement of 4 Synchronized D Flip-Flops.

Q_3	Q_2	Q_1	Q_0	D_3	D_2	D_1	D_0
0	0	0	1	1	0	0	0
1	0	0	0	0	1	0	0
0	1	0	0	0	0	1	0
0	0	1	0	1	0	0	1
1	0	0	1	1	1	0	0
1	1	0	0	0	1	1	0
0	1	1	0	1	0	1	1
1	0	1	1	0	1	0	1
0	1	0	1	1	0	1	0
1	0	1	0	1	1	0	1
1	1	0	1	1	1	1	0
1	1	1	0	1	1	1	1
0	1	1	1	0	1	1	1
0	0	1	1	0	0	0	1

Table 4: State Table of 4-bit Ring Counter

3.3 Solving Karnaugh Map for D_0, D_1, D_2, D_3

3.3.1 D_0

		$Q_1 Q_0$				
		00	01	11	10	
		00	X	0	1	1
$Q_3 Q_2$	01	0	0	1	1	
	11	0	0	1	1	
	10	0	0	1	1	

Minimized Expression : $D_0 = Q_1$

3.3.2 D_1

		$Q_1 Q_0$				
		00	01	11	10	
		00	X	0	0	0
$Q_3 Q_2$	01	1	1	1	1	
	11	1	1	1	1	
	10	0	0	0	0	

Minimized Expression : $D_2 = Q_2$

3.3.3 D_2

		$Q_1 Q_0$				
		00	01	11	10	
		00	X	0	0	0
$Q_3 Q_2$	01	0	0	0	0	
	11	1	1	1	1	
	10	1	1	1	1	

Minimized Expression : $D_2 = Q_3$

3.3.4 D_3

		$Q_1 Q_0$				
		00	01	11	10	
		00	X	1	0	1
$Q_3 Q_2$		01	0	1	0	1
		11	0	1	0	1
		10	0	1	0	1

$$\text{Minimized Expression : } S_0 = \overline{Q_1} Q_0 + Q_1 \overline{Q_0} = Q_1 \oplus Q_0$$

3.4 Circuit Diagram




Figure 2: 4-Bit Synchronous Ring Counter

3.5 Code

```
1 module ring_counter (clk,override,count);
2
3     input clk,override;
4     output [3:0] count;
5
6     wire [3:0] D;
7     wire [3:0] Q,Qbar;
8
9     assign D [0] = Q [1];
10    assign D [1] = Q [2];
11    assign D [2] = Q [3];
12    assign D [3] = Q [1]^Q [0];
13
14    D_flip_flop FF1(.D(D[0]),.clk(clk),.reset(1'b1),.preset(override),
15                      .q(Q[0]),.qbar(Qbar[0]));
16
17    D_flip_flop FF2(.D(D[1]),.clk(clk),.reset(override),.preset(1'b1),
18                      .q(Q[1]),.qbar(Qbar[1]));
19
20    D_flip_flop FF3(.D(D[2]),.clk(clk),.reset(override),.preset(1'b1),
21                      .q(Q[2]),.qbar(Qbar[2]));
22
23    D_flip_flop FF4(.D(D[3]),.clk(clk),.reset(1'b1),.preset(override),
24                      .q(Q[3]),.qbar(Qbar[3]));
25
26    assign count = Q;
27
28 endmodule
29
30 module D_flip_flop(D,clk,reset,preset , q, qbar);
31
32     input D,clk,reset,preset ;
33     output reg q, qbar;
34
35     always@(preset,reset,posedge clk)
36         begin
37             if (reset == 0) begin
38                 q <= 0;
39             end
40             else if (preset == 0) begin
41                 q <= 1;
42             end
43             else
44             begin
45
46                 if(D == 1)
47                     begin
48                         q <= 1;
49                         qbar <= 0;
50                     end
51                 else if(D == 0)
52                     begin
53                         q <= 0;
54                         qbar <=1;
55                     end
56             end
57         end
58     endmodule
```

```

57         end
58     end
59 endmodule

```

3.5.1 Test Bench

```

1 module ringcounter_testbench;
2
3 reg clk;
4 reg reset;
5 wire [3:0] count;
6
7 ring_counter G(.clk(clk), .override(reset), .count(count));
8
9 initial begin
10     clk=0;
11     forever #10 clk=~clk;
12 end
13
14 initial begin
15     $monitor ("clock %b, count = %b",clk,count);
16     $dumpfile("TestBench.vcd");
17     $dumpvars (0, ringcounter_testbench);
18
19     reset <= 0;
20     #10;
21     reset <=1;
22
23     repeat (30)
24     begin
25         #10;
26     end
27
28     $finish;
29 end
30 endmodule

```

3.5.2 vvp execution output

```

VCD info: dumpfile TestBench.vcd opened for output.
clock 0, count = 1001
clock 1, count = 1100
clock 0, count = 1100
clock 1, count = 0110
clock 0, count = 0110
clock 1, count = 1011
clock 0, count = 1011
clock 1, count = 0101
clock 0, count = 0101
clock 1, count = 1010
clock 0, count = 1010
clock 1, count = 1101
clock 0, count = 1101
clock 1, count = 1110
clock 0, count = 1110
clock 1, count = 1111
clock 0, count = 1111

```

```

clock 1, count = 0111
clock 0, count = 0111
clock 1, count = 0011
clock 0, count = 0011
clock 1, count = 0001
clock 0, count = 0001
clock 1, count = 1000
clock 0, count = 1000
clock 1, count = 0100
clock 0, count = 0100
clock 1, count = 0010
clock 0, count = 0010
clock 1, count = 1001
clock 0, count = 1001

```

It is observed that the counter returns to the start state after 15 clock cycles($2^4 - 1$, Excluding 0000) irrespective of the value of start state.

3.6 Waveform on GTKwave




Figure 3: Waveform of simulation