# ELL201 Digital Electronics Lab Report

Atif Anwer 2020EE10479 February 23, 2022

# Verilog Assignment 1

# 1 Objectives

To realize the function  $F = \sum (0, 1, 2, 5, 6, 8, 9, 11, 13, 14, 15)$ :

- 1. Using one 8 to 1 multiplexer, and minimum additional gates.
- $2.\,$  Using two 4 to 1 multiplexers, and minimum additional gates.

# 2 Implementation Methodology

# 2.1 Truth Table of the given function

A	В	С	D	F
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

Table 1: Truth Table of Function F

# 2.2 Implementation using a 8 to 1 Multiplexer

1. Considering inputs A,B,C as selector lines, the input lines can be combinational logic of D.

Selector Lines					Input
A	В	С	D	F	Line
0	0	0	0	1	1
0	0	0	1	1	
0	0	1	0	1	D,
0	0	1	1	0	
0	1	0	0	0	D
0	1	0	1	1	
0	1	1	0	1	D',
0	1	1	1	0	
1	0	0	0	1	1
1	0	0	1	1	
1	0	1	0	0	D
1	0	1	1	1	
1	1	0	0	0	D
1	1	0	1	1	
1	1	1	0	1	- 1
1	1	1	1	1	

Table 2: Truth Table of Selector and Input Lines

2. This can be represented with the following circuit diagram :




Figure 1: Implementation using a 8 to 1 Multiplexer

### 2.2.1 Code

```
module Combination
   (
2
        input A,
3
        input B,
4
        input C,
5
        input D,
6
        output F
7
  );
8
   wire comp;
9
10
   not(comp,D);
   multiplexer8x1 M1(
                           .IO(1'b1),
11
                           .I1(comp),
12
                           .I2(D),
13
                           .I3(comp),
14
                           .I4(1'b1),
15
                           .I5(D),
16
                           .I6(D),
17
                           .I7(1'b1),
18
                           .S2(A),
19
                           .S1(B),
20
                           .SO(C),
21
                           .F(F));
22
23
   endmodule
^{24}
   module multiplexer8x1
26
        input IO,
27
        input I1,
28
        input I2,
29
        input I3,
30
        input I4,
31
        input I5,
32
        input I6,
33
        input I7,
34
        input S2,
35
        input S1,
36
37
        input SO,
        output reg F
38
   );
39
   always @(I0,I1,I2,I3,I4,I5,I6,I7,S0,S1,S2)
40
   begin
41
       if (S2) begin
42
            if (S1) begin
43
                 if (SO) begin
44
                      assign F = I7;
45
                 end
46
                 else begin
47
                      assign F = I6;
48
                 end
49
            end
50
            else begin
51
                 if (S0) begin
52
53
                      assign F = I5;
                 end
54
                 else begin
55
                      assign F = I4;
56
```

```
end
57
             \verb"end"
58
        end
59
        else begin
60
             if (S1) begin
61
                  if (S0) begin
62
                       assign F = I3;
63
                  end
64
                  else begin
65
                       assign F = I2;
66
                  end
67
             end
68
             else begin
69
                  if (S0) begin
70
                       assign F = I1;
71
                  end
72
                  else begin
73
                       assign F = I0;
74
                  end
75
             end
76
        end
77
   end
78
   endmodule
```

### 2.2.2 Test Bench

```
module tb;
1
2
  reg A,B,C,D;
  wire F;
  integer i;
5
   Combination Circuit(.A(A),.B(B),.C(C),.D(D),.F(F));
8
   initial begin
9
   $dumpfile("tb.vcd");
10
   $dumpvars(0,tb);
11
       A \le 0;
12
       B \le 0;
13
       C \le 0;
14
       D \le 0;
15
16
        $monitor("A = %0b B = %0b C = %0b D = %0b F = %0b",A,B,C,D,F);
17
        for (i =0 ;i<16 ;i = i+1 ) begin</pre>
18
            \{A,B,C,D\} = i;
19
            #10;
20
        end
21
   end
22
   endmodule
```

# 2.2.3 vvp execution output

```
VCD info: dumpfile tb.vcd opened for output.
A = O B = O C = O D = O
                          F = 1
A = O B = O C = O D = 1
                          F = 1
A = 0 B = 0 C = 1 D = 0
                          F = 1
A = 0 B = 0 C = 1 D = 1
                          F = 0
A = 0 B = 1 C = 0 D = 0
                          F = 0
A = O B = 1 C = 0 D = 1
                          F = 1
A = 0 B = 1 C = 1 D = 0
                          F = 1
                          F = 0
A = O B = 1 C = 1 D = 1
A = 1 B = 0 C = 0 D = 0
                          F = 1
A = 1 B = 0 C = 0 D = 1
                          F = 1
A = 1 B = 0 C = 1 D = 0
                          F = 0
A = 1 B = 0 C = 1 D = 1
                          F = 1
A = 1 B = 1 C = 0 D = 0
                          F = 0
A = 1 B = 1 C = 0 D = 1
                          F = 1
A = 1 B = 1 C = 1 D = 0
                          F = 1
A = 1 B = 1 C = 1 D = 1
```

### 2.2.4 Waveform on GTKwave




Figure 2: Waveform of simulation

# 2.3 Implementation using two 4 to 1 Multiplexers

1. We know that a 8 to 1 multiplexer's functionality can be implemented using two 4 to 1 multiplexers (with active high enabling) as shown below:




Figure 3: Implementation using two 4 to 1 Multiplexers

2. The idea behind this implementation is that if we consider the same Truth table 2 and connecting the same input lines  $I_0, I_1, I_2, I_3$  to multiplexer 1 and input lines  $I_4, I_5, I_6, I_7$  to multiplexer 2 as given in Figure 3 but connecting the enable signal input of multiplexer 1 to A' and multiplexer 2 to A and equating F to the OR of their outputs provides the same functionality as an 8 to 1 multiplexer with input lines  $I_0, I_1...I_7$  and three selector lines A, B and C.

#### 2.3.1 Code

```
module Combination
2
        input A,
3
        input B,
4
        input C,
5
        input D,
        output F
   wire Dcomp, m1, m2, Acomp;
9
   not (Acomp, A);
   not (Dcomp, D);
11
   multiplexer4x1 M1(
                            .IO(1'b1),
12
                            .I1(Dcomp),
13
                            .I2(D),
14
                            .I3(Dcomp),
15
                            .En(Acomp),
16
                            .S1(B),
17
                            .SO(C),
18
                            .F(m1));
19
20
```

```
multiplexer4x1 M2( .IO(1'b1),
                           .I1(D),
                           .I2(D),
23
                           .I3(1'b1),
24
                           .En(A),
25
                           .S1(B),
26
                           .SO(C),
27
                           .F(m2));
28
   or(F,m1,m2);
29
30
   endmodule
31
   module multiplexer4x1
32
33
        input IO,
34
        input I1,
35
        input I2,
36
        input I3,
37
        input En,
38
        input S1,
39
        input SO,
40
        output reg F
41
42
   );
   always @(I0,I1,I2,I3,S0,S1)
43
44
   begin
        if(En) begin
45
            if (S1) begin
46
                 if (SO) begin
47
                      assign F = I3;
48
49
                 end
                 else begin
50
                      assign F = I2;
51
                 end
52
53
            end
            else begin
54
                 if (S0) begin
55
                      assign F = I1;
56
                 end
57
                 else begin
58
                      assign F = I0;
59
                 end
            end
61
        end
62
        else begin
63
64
            assign F = 1'b0;
        end
65
   end
66
67 endmodule
```

### 2.3.2 Test Bench

```
module tb;

reg A,B,C,D;

wire F;
integer i;

Combination Circuit(.A(A),.B(B),.C(C),.D(D),.F(F));

initial begin
```

```
$dumpfile("tb.vcd");
10
   $dumpvars(0,tb);
11
        A \le 0;
12
        B \le 0;
13
        C \le 0;
14
        D \le 0;
15
16
        monitor("A = \%0b B = \%0b C = \%0b D = \%0b F = \%0b",A,B,C,D,F);
^{17}
        for (i =0 ;i<16 ;i = i+1 ) begin
18
             \{A,B,C,D\} = i;
19
             #10;
20
        end
21
22
   end
23
   endmodule
```

## 2.3.3 vvp execution output

```
VCD info: dumpfile tb.vcd opened for output.
A = O B = O C = O D = O
                          F = 1
A = 0 B = 0 C = 0 D = 1
                          F = 1
A = 0 B = 0 C = 1 D = 0
                          F = 1
A = O B = O C = 1 D = 1
                          F = 0
A = O B = 1 C = 0 D = 0
                          F = 0
A = O B = 1 C = O D = 1
                          F = 1
A = 0 B = 1 C = 1 D = 0
                          F = 1
A = 0 B = 1 C = 1 D = 1
                          F = 0
A = 1 B = 0 C = 0 D = 0
                          F = 1
A = 1 B = 0 C = 0 D = 1
                          F = 1
A = 1 B = 0 C = 1 D = 0
                          F = 0
A = 1 B = 0 C = 1 D = 1
                          F = 1
A = 1 B = 1 C = 0 D = 0
                          F = 0
A = 1 B = 1 C = 0 D = 1
                          F = 1
A = 1 B = 1 C = 1 D = 0
                          F = 1
A = 1 B = 1 C = 1 D = 1
                          F = 1
```

### 2.3.4 Waveform on GTKwave




Figure 4: Waveform of simulation