

XMC1300 AB-Step

Microcontroller Series for Industrial Applications

XMC1000 Family

ARM® Cortex®-M0 32-bit processor core

Data Sheet V2.0 2017-10

Microcontrollers

Edition 2017-10
Published by
Infineon Technologies AG
81726 Munich, Germany
© 2017 Infineon Technologies AG
All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



XMC1300 AB-Step

Microcontroller Series for Industrial Applications

XMC1000 Family

ARM® Cortex®-M0 32-bit processor core

Data Sheet V2.0 2017-10

Microcontrollers



XMC1300 Data Sheet

Revision History: V2.0 2017-10

Previous Ve	Previous Version: V1.9 2017-03			
Page	Page Subjects			
Page 10, Add marking option for XMC1302-T28X0032, XMC1302-T28X0064,				

XMC1302-T28X0128. XMC1302-T28X0200.

Trademarks

Page 13

C166[™], TriCore[™], XMC[™] and DAVE[™] are trademarks of Infineon Technologies AG. ARM[®], ARM Powered[®] and AMBA[®] are registered trademarks of ARM, Limited.

Cortex[™], CoreSight[™], ETM[™], Embedded Trace Macrocell[™] and Embedded Trace Buffer[™] are trademarks of ARM, Limited.

We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com



Data Sheet V2.0, 2017-10



Table of Contents

Table of Contents

 .1 .2 .3 .4	Summary of Features 8 Ordering Information 10 Device Types 10 Device Type Features 12 Chip Identification Number 13
2.1 2.2 2.2.1 2.2.1 2.2.2 2.2.3	General Device Information 16 Logic Symbols 16 Pin Configuration and Definition 18 Package Pin Summary 22 Port I/O Function Description 25 Hardware Controlled I/O Function Description 27
3.1 3.1.1 3.1.2 3.1.3 3.1.4 3.2 3.2.1 3.2.2 3.2.3 3.2.4 3.2.5 3.2.6 3.2.7 3.3.3 3.3.1 3.3.2 3.3.3 3.3.4 3.3.5 3.3.6 3.3.6.1 3.3.6.2 3.3.6.3	Electrical Parameters 33 General Parameters 33 Parameter Interpretation 33 Absolute Maximum Ratings 34 Pin Reliability in Overload 35 Operating Conditions 37 DC Parameters 38 Input/Output Characteristics 38 Analog to Digital Converters (ADC) 42 Out of Range Comparator (ORC) Characteristics 46 Analog Comparator Characteristics 48 Temperature Sensor Characteristics 49 Power Supply Current 50 Flash Memory Parameters 55 AC Parameters 56 Testing Waveforms 56 Power-Up and Supply Monitoring Characteristics 57 On-Chip Oscillator Characteristics 59 Serial Wire Debug Port (SW-DP) Timing 61 SPD Timing Requirements 62 Peripheral Timings 63 Synchronous Serial Interface (USIC SSC) Timing 63 Inter-IC (IIC) Interface Timing 66 Inter-IC Sound (IIS) Interface Timing 68
! 1.1 1.1.1 1.2	Package and Reliability70Package Parameters70Thermal Considerations70Package Outlines72



XMC1300 AB-Step XMC1000 Family

Table of Co	ontents
-------------	---------

5	Quality Declaration	 77



XMC1300 AB-Step XMC1000 Family

About this Document

About this Document

This Data Sheet is addressed to embedded hardware and software developers. It provides the reader with detailed descriptions about the ordering designations, available features, electrical and physical characteristics of the XMC1300 series devices.

The document describes the characteristics of a superset of the XMC1300 series devices. For simplicity, the various device types are referred to by the collective term XMC1300 throughout this document.

XMC1000 Family User Documentation

The set of user documentation includes:

- Reference Manual
 - decribes the functionality of the superset of devices.
- Data Sheets
 - list the complete ordering designations, available features and electrical characteristics of derivative devices.
- Errata Sheets
 - list deviations from the specifications given in the related Reference Manual or Data Sheets. Errata Sheets are provided for the superset of devices.

Attention: Please consult all parts of the documentation set to attain consolidated knowledge about your device.

Application related guidance is provided by **Users Guides** and **Application Notes**.

Please refer to http://www.infineon.com/xmc1000 to get access to the latest versions of those documents.



1 Summary of Features

The XMC1300 devices are members of the XMC1000 Family of microcontrollers based on the ARM Cortex-M0 processor core. The XMC1300 series addresses the real-time control needs of motor control, digital power conversion. It also features peripherals for LED Lighting applications.




Figure 1 System Block Diagram

CPU Subsystem

- CPU Core
 - High-performance 32-bit ARM Cortex-M0 CPU
 - Most 16-bit Thumb and subset of 32-bit Thumb2 instruction set
 - Single cycle 32-bit hardware multiplier
 - System timer (SysTick) for Operating System support



XMC1300 AB-Step XMC1000 Family

Summary of Features

- Ultra low power consumption
- Nested Vectored Interrupt Controller (NVIC)
- Event Request Unit (ERU) for processing of external and internal service requests
- MATH Co-processor (MATH)
 - CORDIC unit for trigonometric calculation
 - division unit

On-Chip Memories

- 8 kbytes on-chip ROM
- 16 kbytes on-chip high-speed SRAM
- up to 200 kbytes on-chip Flash program and data memory

Communication Peripherals

 Two Universal Serial Interface Channels (USIC), usable as UART, double-SPI, quad-SPI, IIC, IIS and LIN interfaces

Analog Frontend Peripherals

- A/D Converters
 - up to 12 analog input pins
 - 2 sample and hold stages with 8 analog input channels each
 - fast 12-bit analog to digital converter with adjustable gain
- Up to 8 channels of out of range comparators (ORC)
- Up to 3 fast analog comparators (ACMP)
- Temperature Sensor (TSE)

Industrial Control Peripherals

- Capture/Compare Units 4 (CCU4) as general purpose timers
- Capture/Compare Units 8 (CCU8) for motor control and power conversion
- Position Interfaces (POSIF) for hall and quadrature encoders and motor positioning
- Brightness and Colour Control Unit (BCCU), for LED color and dimming application

System Control

- Window Watchdog Timer (WDT) for safety sensitive applications
- Real Time Clock module with alarm support (RTC)
- System Control Unit (SCU) for system configuration and control
- Pseudo random number generator (PRNG) for fast random data generation

Input/Output Lines

- Tri-stated in input mode
- Push/pull or open drain output mode

Data Sheet 9 V2.0, 2017-10



· Configurable pad hysteresis

On-Chip Debug Support

- Support for debug features: 4 breakpoints, 2 watchpoints
- Various interfaces: ARM serial wire debug (SWD), single pin debug (SPD)

1.1 Ordering Information

The ordering code for an Infineon microcontroller provides an exact reference to a specific product. The code "XMC1<DDD>-<Z><PPP><T><FFFF>" identifies:

- <DDD> the derivatives function set
- <Z> the package variant
 - T: TSSOP
 - Q: VQFN
- <PPP> package pin count
- <T> the temperature range:
 - F: -40°C to 85°C
 - X: -40°C to 105°C
- <FFFF> the Flash memory size.

For ordering codes for the XMC1300 please contact your sales representative or local distributor.

This document describes several derivatives of the XMC1300 series, some descriptions may not apply to a specific product. Please see **Table 1**.

For simplicity the term XMC1300 is used for all derivatives throughout this document.

1.2 Device Types

These device types are available and can be ordered through Infineon's direct and/or distribution channels.

Table 1 Synopsis of XMC1300 Device Types

Derivative	Package	Flash Kbytes	SRAM Kbytes
XMC1301-T016F0008	PG-TSSOP-16-8	8	16
XMC1301-T016F0016	PG-TSSOP-16-8	16	16
XMC1301-T016F0032	PG-TSSOP-16-8	32	16
XMC1301-T016X0008	PG-TSSOP-16-8	8	16
XMC1301-T016X0016	PG-TSSOP-16-8	16	16
XMC1302-T016X0008	PG-TSSOP-16-8	8	16



Table 1 Synopsis of XMC1300 Device Types (cont'd)

Derivative	Package	Flash Kbytes	SRAM Kbytes
XMC1302-T016X0016	PG-TSSOP-16-8	16	16
XMC1302-T016X0032	PG-TSSOP-16-8	32	16
XMC1302-T028X0016	PG-TSSOP-28-8	16	16
XMC1302-T028X0032	PG-TSSOP-28-8	32	16
XMC1302-T028X0064	PG-TSSOP-28-8	64	16
XMC1302-T028X0128	PG-TSSOP-28-8	128	16
XMC1302-T028X0200	PG-TSSOP-28-8	200	16
XMC1301-T038F0008	PG-TSSOP-38-9	8	16
XMC1301-T038F0016	PG-TSSOP-38-9	16	16
XMC1301-T038F0032	PG-TSSOP-38-9	32	16
XMC1301-T038X0032	PG-TSSOP-38-9	32	16
XMC1301-T038F0064	PG-TSSOP-38-9	64	16
XMC1302-T038X0016	PG-TSSOP-38-9	16	16
XMC1302-T038X0032	PG-TSSOP-38-9	32	16
XMC1302-T038X0064	PG-TSSOP-38-9	64	16
XMC1302-T038X0128	PG-TSSOP-38-9	128	16
XMC1302-T038X0200	PG-TSSOP-38-9	200	16
XMC1301-Q024F0008	PG-VQFN-24-19	8	16
XMC1301-Q024F0016	PG-VQFN-24-19	16	16
XMC1302-Q024F0016	PG-VQFN-24-19	16	16
XMC1302-Q024F0032	PG-VQFN-24-19	32	16
XMC1302-Q024F0064	PG-VQFN-24-19	64	16
XMC1302-Q024X0016	PG-VQFN-24-19	16	16
XMC1302-Q024X0032	PG-VQFN-24-19	32	16
XMC1302-Q024X0064	PG-VQFN-24-19	64	16
XMC1301-Q040F0008	PG-VQFN-40-13	8	16
XMC1301-Q040F0016	PG-VQFN-40-13	16	16
XMC1301-Q040F0032	PG-VQFN-40-13	32	16
XMC1302-Q040X0016	PG-VQFN-40-13	16	16
XMC1302-Q040X0032	PG-VQFN-40-13	32	16



Table 1 Synopsis of XMC1300 Device Types (cont'd)

Derivative	Package	Flash Kbytes	SRAM Kbytes
XMC1302-Q040X0064	PG-VQFN-40-13	64	16
XMC1302-Q040X0128	PG-VQFN-40-13	128	16
XMC1302-Q040X0200	PG-VQFN-40-13	200	16

1.3 Device Type Features

The following table lists the available features per device type.

Table 2 Features of XMC1300 Device Types¹⁾

7.				
Derivative	ADC channel	ACMP	BCCU	MATH
XMC1301-T016	11	2	-	-
XMC1302-T016	11	2	1	1
XMC1302-T028	14	3	1	1
XMC1301-T038	16	3	-	-
XMC1302-T038	16	3	1	1
XMC1301-Q024	13	3	-	-
XMC1302-Q024	13	3	1	1
XMC1301-Q040	16	3	-	-
XMC1302-Q040	16	3	1	1

¹⁾ Features that are not included in this table are available in all the derivatives

Table 3 ADC Channels 1)

Package	VADC0 G0	VADC0 G1
PG-TSSOP-16	CH0CH5	CH0CH4
PG-TSSOP-28	CH0CH7	CH0 CH4, CH7
PG-TSSOP-38	CH0CH7	CH0CH7
PG-VQFN-24	CH0CH7	CH0CH4
PG-VQFN-40	CH0CH7	CH0CH7

¹⁾ Some pins in a package may be connected to more than one channel. For the detailed mapping see the Port I/O Function table.



1.4 Chip Identification Number

The Chip Identification Number allows software to identify the marking. It is a 8 words value with the most significant 7 words stored in Flash configuration sector 0 (CS0) at address location: $1000~0F00_H~(MSB)$ - $1000~0F1B_H~(LSB)$. The least significant word and most significant word of the Chip Identification Number are the value of registers DBGROMID and IDCHIP, respectively.

Table 4 XMC1300 Chip Identification Number

Derivative	Value	Marking
XMC1301-T016F0008	00013032 01CF00FF 00001FF7 0000100F 00000C00 00001000 00003000 201ED083 _H	AB
XMC1301-T016F0016	00013032 01CF00FF 00001FF7 0000100F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1301-T016F0032	00013032 01CF00FF 00001FF7 0000100F 00000C00 00001000 00009000 201ED083 _H	AB
XMC1301-T016X0008	00013033 01CF00FF 00001FF7 0000100F 00000C00 00001000 00003000 201ED083 _H	AB
XMC1301-T016X0016	00013033 01CF00FF 00001FF7 0000100F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1302-T016X0008	00013033 01FF00FF 00001FF7 0000900F 00000C00 00001000 00003000 201ED083 _H	AB
XMC1302-T016X0016	00013033 01FF00FF 00001FF7 0000900F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1302-T016X0032	00013033 01FF00FF 00001FF7 0000900F 00000C00 00001000 00009000 201ED083 _H	AB
XMC1302-T028X0016	00013023 01FF00FF 00001FF7 0000900F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1302-T028X0032	00013023 01FF00FF 00001FF7 0000900F 00000C00 00001000 00009000 201ED083 _H	AB
XMC1302-T028X0064	00013023 01FF00FF 00001FF7 0000900F 00000C00 00001000 00011000 201ED083 _H	AB
XMC1302-T028X0128	00013023 01FF00FF 00001FF7 0000900F 00000C00 00001000 00021000 201ED083 _H	AB
XMC1302-T028X0200	00013023 01FF00FF 00001FF7 0000900F 00000C00 00001000 00033000 201ED083 _H	AB
XMC1301-T038F0008	00013012 01CF00FF 00001FF7 0000100F 00000C00 00001000 00003000 201ED083 _H	AB



Table 4 XMC1300 Chip Identification Number (cont'd)

Derivative	Value	Marking
XMC1301-T038F0016	00013012 01CF00FF 00001FF7 0000100F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1301-T038F0032	00013012 01CF00FF 00001FF7 0000100F 00000C00 00001000 00009000 201ED083 _H	AB
XMC1301-T038X0032	00013013 01CF00FF 00001FF7 0000100F 00000C00 00001000 00009000 201ED083 _H	AB
XMC1301-T038F0064	00013012 01CF00FF 00001FF7 0000100F 00000C00 00001000 00011000 201ED083 _H	AB
XMC1302-T038X0016	00013013 01FF00FF 00001FF7 0000900F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1302-T038X0032	00013013 01FF00FF 00001FF7 0000900F 00000C00 00001000 00009000 201ED083 _H	AB
XMC1302-T038X0064	00013013 01FF00FF 00001FF7 0000900F 00000C00 00001000 00011000 201ED083 _H	AB
XMC1302-T038X0128	00013013 01FF00FF 00001FF7 0000900F 00000C00 00001000 00021000 201ED083 _H	AB
XMC1302-T038X0200	00013013 01FF00FF 00001FF7 0000900F 00000C00 00001000 00033000 201ED083 _H	AB
XMC1301-Q024F0008	00013062 01CF00FF 00001FF7 0000100F 00000C00 00001000 00003000 201ED083 _H	AB
XMC1301-Q024F0016	00013062 01CF00FF 00001FF7 0000100F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1302-Q024F0016	00013062 01FF00FF 00001FF7 0000900F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1302-Q024F0032	00013062 01FF00FF 00001FF7 0000900F 00000C00 00001000 00009000 201ED083 _H	AB
XMC1302-Q024F0064	00013062 01FF00FF 00001FF7 0000900F 00000C00 00001000 00011000 201ED083 _H	AB
XMC1302-Q024X0016	00013063 01FF00FF 00001FF7 0000900F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1302-Q024X0032	00013063 01FF00FF 00001FF7 0000900F 00000C00 00001000 00009000 201ED083 _H	AB
XMC1302-Q024X0064	00013063 01FF00FF 00001FF7 0000900F 00000C00 00001000 00011000 201ED083 _H	AB

Data Sheet 14 V2.0, 2017-10



Table 4 XMC1300 Chip Identification Number (cont'd)

Derivative	Value	Marking
XMC1301-Q040F0008	00013042 01CF00FF 00001FF7 0000100F 00000C00 00001000 00003000 201ED083 _H	AB
XMC1301-Q040F0016	00013042 01CF00FF 00001FF7 0000100F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1301-Q040F0032	00013042 01CF00FF 00001FF7 0000100F 00000C00 00001000 00009000 201ED083 _H	AB
XMC1302-Q040X0016	00013043 01FF00FF 00001FF7 0000900F 00000C00 00001000 00005000 201ED083 _H	AB
XMC1302-Q040X0032	00013043 01FF00FF 00001FF7 0000900F 00000C00 00001000 00009000 201ED083 _H	AB
XMC1302-Q040X0064	00013043 01FF00FF 00001FF7 0000900F 00000C00 00001000 00011000 201ED083 _H	AB
XMC1302-Q040X0128	00013043 01FF00FF 00001FF7 0000900F 00000C00 00001000 00021000 201ED083 _H	AB
XMC1302-Q040X0200	00013043 01FF00FF 00001FF7 0000900F 00000C00 00001000 00033000 201ED083 _H	AB

Data Sheet 15 V2.0, 2017-10



2 General Device Information

This section summarizes the logic symbols and package pin configurations with a detailed list of the functional I/O mapping.

2.1 Logic Symbols




Figure 2 XMC1300 Logic Symbol for TSSOP-38, TSSOP-28 and TSSOP-16

Data Sheet 16 V2.0, 2017-10






Figure 3 XMC1300 Logic Symbol for VQFN-24 and VQFN-40



2.2 Pin Configuration and Definition

The following figures summarize all pins, showing their locations on the different packages.




Figure 4 XMC1300 PG-TSSOP-38 Pin Configuration (top view)






Figure 5 XMC1300 PG-TSSOP-28 Pin Configuration (top view)




Figure 6 XMC1300 PG-TSSOP-16 Pin Configuration (top view)

Data Sheet 19 V2.0, 2017-10






Figure 7 XMC1300 PG-VQFN-24 Pin Configuration (top view)






Figure 8 XMC1300 PG-VQFN-40 Pin Configuration (top view)



2.2.1 Package Pin Summary

The following general building block is used to describe each pin:

Table 5 Package Pin Mapping Description

Function	Package A	Package B	 Pad Type
Px.y	N	N	Pad Class

The table is sorted by the "Function" column, starting with the regular Port pins (Px.y), followed by the supply pins.

The following columns, titled with the supported package variants, lists the package pin number to which the respective function is mapped in that package.

The "Pad Type" indicates the employed pad type:

- STD_INOUT(standard bi-directional pads)
- STD_INOUT/AN (standard bi-directional pads with analog input)
- High Current (high current bi-directional pads)
- STD_IN/AN (standard input pads with analog input)
- Power (power supply)

Details about the pad properties are defined in the Electrical Parameters.

Table 6 Package Pin Mapping

Function	VQFN 40	TSSOP 38	TSSOP 28	VQFN 24	TSSOP 16	Pad Type	Notes
P0.0	23	17	13	15	7	STD_IN OUT	
P0.1	24	18	-	-	-	STD_IN OUT	
P0.2	25	19	-	-	-	STD_IN OUT	
P0.3	26	20	-	-	-	STD_IN OUT	
P0.4	27	21	14	-	-	STD_IN OUT	
P0.5	28	22	15	16	8	STD_IN OUT	
P0.6	29	23	16	17	9	STD_IN OUT	



Table 6 Package Pin Mapping (cont'd)

Function	VQFN 40	TSSOP 38	TSSOP 28	VQFN 24	TSSOP 16	Pad Type	Notes
P0.7	30	24	17	18	10	STD_IN OUT	
P0.8	33	27	18	19	11	STD_IN OUT	
P0.9	34	28	19	20	12	STD_IN OUT	
P0.10	35	29	20	-	-	STD_IN OUT	
P0.11	36	30	-	-	-	STD_IN OUT	
P0.12	37	31	21	21	-	STD_IN OUT	
P0.13	38	32	22	22	-	STD_IN OUT	
P0.14	39	33	23	23	13	STD_IN OUT	
P0.15	40	34	24	24	14	STD_IN OUT	
P1.0	22	16	12	14	-	High Current	
P1.1	21	15	11	13	-	High Current	
P1.2	20	14	10	12	-	High Current	
P1.3	19	13	9	11	-	High Current	
P1.4	18	12	-	-	-	High Current	
P1.5	17	11	-	-	-	High Current	
P1.6	16	-	-	-	-	STD_IN OUT	
P2.0	1	35	25	1	15	STD_IN OUT/AN	



Table 6 Package Pin Mapping (cont'd)

Function	VQFN 40	TSSOP 38	TSSOP 28	VQFN 24	TSSOP 16	Pad Type	Notes
P2.1	2	36	26	2	-	STD_IN OUT/AN	
P2.2	3	37	27	3	-	STD_IN/ AN	
P2.3	4	38	-	-	-	STD_IN/ AN	
P2.4	5	1	-	-	-	STD_IN/ AN	
P2.5	6	2	28	-	-	STD_IN/ AN	
P2.6	7	3	1	4	16	STD_IN/ AN	
P2.7	8	4	2	5	1	STD_IN/ AN	
P2.8	9	5	3	5	1	STD_IN/ AN	
P2.9	10	6	4	6	2	STD_IN/ AN	
P2.10	11	7	5	7	3	STD_IN OUT/AN	
P2.11	12	8	6	8	4	STD_IN OUT/AN	
VSS	13	9	7	9	5	Power	Supply GND, ADC reference GND
VDD	14	10	8	10	6	Power	Supply VDD, ADC reference voltage/ ORC reference voltage
VDDP	15	10	8	10	6	Power	When VDD is supplied, VDDP has to be supplied with the same voltage.



Table 6 Package Pin Mapping (cont'd)

Function	VQFN 40	TSSOP 38	TSSOP 28	VQFN 24	TSSOP 16	Pad Type	Notes
VSSP	31	25	-	-	-	Power	I/O port ground
VDDP	32	26	-	-	-	Power	I/O port supply
VSSP	Exp. Pad	-	-	Exp. Pad	-	Power	Exposed Die Pad The exposed die pad is connected internally to VSSP. For proper operation, it is mandatory to connect the exposed pad to the board ground. For thermal aspects, please refer to the Package and Reliability chapter.

2.2.2 Port I/O Function Description

The following general building block is used to describe the I/O functions of each PORT pin:

Table 7 Port I/O Function Description

Function	Outputs		Inputs	
	ALT1	ALTn	Input	Input
P0.0		MODA.OUT	MODC.INA	
Pn.y	MODA.OUT		MODA.INA	MODC.INB

Data Sheet 25 V2.0, 2017-10






Figure 9 Simplified Port Structure

Pn.y is the port pin name, defining the control and data bits/registers associated with it. As GPIO, the port is under software control. Its input value is read via Pn_IN.y, Pn_OUT defines the output value.

Up to seven alternate output functions (ALT1/2/3/4/5/6/7) can be mapped to a single port pin, selected by Pn_IOCR.PC. The output value is directly driven by the respective module, with the pin characteristics controlled by the port registers (within the limits of the connected pad).

The port pin input can be connected to multiple peripherals. Most peripherals have an input multiplexer to select between different possible input sources.

The input path is also active while the pin is configured as output. This allows to feedback an output to on-chip resources without wasting an additional external pin.

Please refer to the Port I/O Functions table for the complete Port I/O function mapping.



2.2.3 Hardware Controlled I/O Function Description

The following general building block is used to describe the hardware I/O and pull control functions of each PORT pin:

Table 8 Hardware Controlled I/O Function Description

Function	Outputs	Inputs	Pull Control	
	HWO0	HWI0	HW0_PD	HW0_PU
P0.0	MODB.OUT	MODB.INA		
Pn.y			MODC.OUT	MODC.OUT

By Pn_HWSEL, it is possible to select between different hardware "masters" (HWO0/HWI0, HWO1/HWI1). The selected peripheral can take control of the pin(s). Hardware control overrules settings in the respective port pin registers. Additional hardware signals HW0_PD/HW1_PD and HW0_PU/HW1_PU controlled by the peripherals can be used to control the pull devices of the pin.

Please refer to the **Hardware Controlled I/O Functions** table for the complete hardware I/O and pull control function mapping.



Table 2-1		roll I/O runctions	5	2													
Function				Outputs								dul	Inputs				
	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	Input	Input	Input	Input	Input	Input	Input	Input	Input	Input
P0.0	ERU0. PDOUT0		ERU0. GOUT0	CCU40. OUT0	CCU80.	USICO_C HO.SELO 0	USICO_C H1.SELO	BCCU0. TRAPINB	CCU40. INOC			USICO_C USICO_C H0.DX2A H1.DX2A	USICO_C H1.DX2A				
P0.1	ERU0. PDOUT1		ERU0. GOUT1	CCU40. OUT1	CCU80. OUT01	BCCU0. OUT8	SCU. VDROP		CCU40. IN1C								
P0.2	ERU0. PDOUT2		ERU0. GOUT2	CCU40. OUT2	CCU80. OUT02	VADC0. EMUX02	CCU80. OUT10		CCU40. IN2C								
P0.3	ERU0. PDOUT3		ERU0. GOUT3	CCU40. OUT3	CCU80. OUT03	VADC0. EMUX01	CCU80. OUT11		CCU40. IN3C								
P0.4	BCCU0. OUT0			CCU40. OUT1	CCU80. OUT13	VADC0. EMUX00	WWDT. SERVICE OUT		CCU80.								
P0.5	BCCU0. OUT1			CCU40. OUT0	CCU80. OUT12	ACMP2. OUT	CCU80. OUT01		CCU80. IN1B								
P0.6	BCCU0. OUT2			CCU40. OUT0	CCU80. OUT11	USICO_C USICO_C H1.MCLK H1.DOUT OUT 0	USICO_C H1.DOUT 0		CCU40. INOB			USICO_C H1.DX0C					
P0.7	BCCU0. OUT3			CCU40. OUT1	CCU80. OUT10	USICO_C USICO_C HO.SCLK H1.DOUT OUT 0	USICO_C H1.DOUT 0		CCU40. IN1B			USICO_C H0.DX1C	USICO_C USICO_C H0.DX1C H1.DX0D	USICO_C H1.DX1C			
P0.8	BCCU0. OUT4			CCU40. OUT2	CCU80. OUT20	USICO_C HO.SCLK OUT	USICO_C H1.SCLK OUT		CCU40. IN2B			USICO_C USICO_C HO.DX1B H1.DX1B	USICO_C H1.DX1B				
P0.9	BCCU0. OUT5			CCU40. OUT3	CCU80. OUT21	USICO_C HO.SELO 0	USICO_C H1.SELO 0		CCU40. IN3B			USICO_C USICO_C H0.DX2B H1.DX2B	USICO_C H1.DX2B				
P0.10	BCCU0. OUT6			ACMP0. OUT	CCU80. OUT22	USICO_C I HO.SELO H	USICO_C H1.SELO 1		CCU80. INZB			USICO_C L	USICO_C H1.DX2C				
P0.11	BCCU0. OUT7			USICO_C HO.MCLK OUT	CCU80. OUT23	USICO_C USICO_C H0.SELO H1.SELO 2 2	USICO_C H1.SELO 2					USICO_C USICO_C HO.DX2D H1.DX2D	USICO_C H1.DX2D				
P0.12	BCCU0. OUT6				CCU80. OUT33	USICO_C H0.SELO 3	CCU80. OUT20	BCCU0. CCU40. TRAPINA IN0A		CCU40. IN1A	CCU40. IN2A	CCU40. IN3A	CCU80. IN0A	CCU80. IN1A	CCU80. IN2A	CCU80. IN3A	USICO_C H0.DX2E
P0.13	WWDT. SERVICE OUT				CCU80. OUT32	USICO_C H0.SELO 4	CCU80. OUT21		CCU80. IN3B	POSIF0. IN0B		USICO_C H0.DX2F					



Input Input ORCO.AI N ORC1.AI N ORC2.AI N Input USICO_C H1.DX2E USICO_C H1.DX2F USICO_C H1.DX4A USICO_C H1.DX5A USICO_C H1.DX4C USICO_C H1.DX5B Input USICO_C H0.DX4A USICO_C H1.DX3C USICO_C H0.DX1D USICO_C H0.DX1E USICO_C H1.DX3A USICO_C H0.DX1A USICO_C H1.DX1A USICO_C H1.DX5E USICO_C USICO_C H0.DX3B H0.DX4B Input USICO_C H0.DX3A USICO_C H0.DX0D USICO_C H1.DX0A USICO_C H0.DX5E USICO_C H0.DX0E USICO_C H0.DX0F USICO_C H0.DX5B USICO_C H0.DX0A USICO_C H0.DX0B USICO_C H0.DX0C USICO_C H1.DX0B USICO_C H1.DX5F Input ERU0.1B ERU0.0B 0 ERU0.1B 0 ERU0.0B ERU0.0A 1 Input USICO_C H0.DX5F POSIF0. POSIF0. IN2B POSIF0. IN2A POSIF0. IN1A Input Input VADCO. GOCH5 VADC0. G0CH6 VADC0. G0CH7 VADC0. G1CH5 VADC0. G1CH6 ACMP2.I NP ACMP2.I NN Input USICO_C H1.MCLK OUT USICO_C H1.SELO USICO_C H1.DOUT USICO_C H1.DOUT USICO_C HO.SCLK OUT USICO_C H1.SCLK OUT USICO_C H0.DOUT USICO_C H1.SELO USICO_C H1.SELO USICO_C H1.SELO USICO_C HO.SCLK OUT ALT7 USICO_C H1.SCLK OUT USICO_C H0.DOUT USICO_C H0.DOUT USICO_C H0.DOUT USICO_C H0.DOUT USICO_C H0.DOUT USICO_C H0.SELO USICO_C H0.SELO USICO_C H0.SELO ACMP1. OUT ACMP2. OUT ALT6 Port I/O Functions (cont'd) BCCU0. OUT2 ALT5 CCU80. OUT31 CCU80. OUT30 CCU80. OUT21 CCU80. OUT20 CCU80. OUT21 CCUBO. OUT00 CCUBO. OUT01 CCU80. OUT10 CCU80. OUT11 CCU80. OUT20 USICO_C H0.SCLK Outputs ALT4 ALT3 ERU0. GOUT3 ERU0. GOUT2 USICO_C H0.DOUT USICO_C H1.DOUT USICO_C H1.SCLK OUT ALT2 CCU40. OUT0 CCU40. OUT1 CCU40. OUT2 CCU40. OUT3 CCU40. OUT0 CCU40. OUT1 VADCO. EMUX00 VADC0. EMUX10 VADC0. EMUX12 ERU0. PDOUT3 ERU0. PDOUT2 VADCO. EMUX02 VADCO. EMUX01 VADC0. EMUX11 ALT1 BCCU0. OUT7 BCCU0. OUT8 BCCU0. OUT0 ⁻able 2-1 Function P₀.14 P0.15 P1.0 P1.1 P1.2 P1.5 P2.0 P1.3 P1.4 P1.6 P2.1 P2.2 P2.4 P2.3



Table 2-1		Port I/O Functions (cont'd)	Funct	ions (cont'd)												
Function				Outputs								du	Inputs				
	ALT1	ALT2	ALT3	ALT4 ALT5	ALT5	ALT6	ALT7	Input	Input	Input	Input	Input	Input	Input	Input	Input	Input
P2.5									VADC0. G1CH7		ERU0.1A USICO_C USICO_C OSICO_C ORC3.AI 10.DX5D H1.DX3E H1.DX4E N	USICO_C H0.DX5D	USICO_C H1.DX3E	USICO_C H1.DX4E	ORC3.AI N		
P2.6								ACMP1.I NN	VADC0. G0CH0		ERU0.2A USICO_C USICO_C ORC4.AI 1 H0.DX3E H0.DX4E H1.DX5D N	USICO_C H0.DX3E	USICO_C USICO_C USICO_C HO.DX3E HO.DX4E H1.DX5D	USICO_C H1.DX5D	ORC4.AI N		
P2.7								ACMP1.I NP	VADC0. G1CH1		ERU0.3A 1	USICO_C H0.DX5C	ERU0.3A USICO_C USICO_C ORC5.AI 1 H0.DX5C H1.DX3D H1.DX4D N	USICO_C H1.DX4D	ORC5.AI N		
P2.8								ACMP0.I NN	VADC0. G0CH1	VADC0. G1CH0	ERU0.3B USICO_C USICO_C USICO_C ORCG.AI 1 H0.DX3D H0.DX4D H1.DX5C N	USICO_C H0.DX3D	USICO_C USICO_C HO.DX3D HO.DX4D	USICO_C H1.DX5C	ORC6.AI N		
P2.9								ACMP0.I NP	VADC0. G0CH2	VADC0. G1CH4	ERU0.3B USICO_C USICO_C USICO_C ORC7.AI 0 H0.DX5A H1.DX3B H1.DX4B N	USICO_C H0.DX5A	USICO_C USICO_C USICO_C H0.DX5A H1.DX3B H1.DX4B	USICO_C H1.DX4B	ORC7.AI N		
P2.10	ERU0. PDOUT1	CCU40. OUT2	ERU0. GOUT1		CCU80. OUT30	ACMP0. OUT	USICO_C H1.DOUT 0		VADCO. GOCH3	VADC0. G1CH2	ERU0.2B USICO_C USICO_C USICO_C USICO_C HO.DX3C HO.DX4C H1.DX0F	USICO_C H0.DX3C	USICO_C H0.DX4C	USICO_C H1.DX0F			
P2.11	ERU0. PDOUT0	CCU40. OUT3	ERU0. GOUT0		CCU80. OUT31	USICO_C USICO_C ACMP.RE VADCO. H1.SCLK H1.DOUT F GOCH4 OUT	USICO_C H1.DOUT 0	ACMP.RE F		VADC0. G1CH3	ERU0.2B USICO_C USICO_C H1.DX1E H1.DX1E	USICO_C H1.DX0E	USICO_C H1.DX1E				



Table 2-2 Hardware Controlled I/O Functions

HWOO HWO1 HWI1 HWO_PD	unction	Out	tputs	lul	outs		Pull C	Pull Control	
USICO_CHO.DOUTO	-	нмоо	HWO1	HWIO	HWI1	HW0_PD	HW0_PU	HW1_PD	HW1_PU
SICO_CHODOUTO USICO_CHO.HWIND SECUGOUTO	0.0								
USICO_CHO.DOUTO USICO_CHO.HWIN BECUGOUTZ USICO_CHO.DOUTO USICO_CHO.HWIN BECUGO.HTT USICO_CHO.DOUTO USICO_CHO.HWIN USICO_CHO.HWIN USICO_CHO.DOUTO USICO_CHO.HWIN USICO_CHO.HWIN USICO_CHO.HWIN USICO_CHO.DOUTO USICO_CHO.HWIN USICO_CH	0.1								
SECUCOUTS SECUCOOUTS SECUCOUTS SECUCOOUTS SE	0.2								
SECOLO OUT SE	0.3								
SECOLO CHO DOUTD USICO_CHO HWIND USICO_CH	0.4								
SECOLO OUT SE	0.5								
USICO_CHO.DOUTO USICO_CHO.HWINIO USICO_CHO.DOUTO USICO_CHO.DOUTO USICO_CHO.DOUTO USICO_CHO.DOUTO USICO_CHO.HWINIO USICO_CHO.DOUTO USICO_CHO.DOUTO USICO_CHO.DOUTO USICO_CHO.HWINIO USICO_CHO.DOUTO USICO_CHO.DOUTO USICO_CHO.DOUTO USICO_CHO.DOUTO USICO_CHO.HWINIO USICO_CHO.DOUTO USICO_CHO.DOUTO USICO_CHO.DOUTO USICO_CHO.DOUTO USICO_CHO.DOUTO USICO_CHO.DOUTO USICO_CHO.HWINIO USICO_CHO.DOUTO USICO_CHO.DOUTO USICO_CHO.DOUTO USICO_CHO.DOUTO USICO_CHO.HWINIO USICO_CHO.DOUTO USICO_CHO.DOUTO USICO_CHO.HWINIO USICO_CHO.DOUTO USICO_CHO.HWINIO USICO_CHO.DOUTO USICO_CHO.DOUTO USICO_CHO.HWINIO USICO_CHO.HWINIO USICO_CHO.HWINIO USICO_CHO.HWINIO USICO_CHO.HWINIO USICO_CHO.DOUTO USICO_CHO.HWINIO USI	9.0								
USICO_CHO.DOUTO USICO_CHO.HWINO BCCUO.OUTZ USICO_CHO.DOUTZ USICO_CHO.HWINI BCCUO.OUTZ BCCUO.OUTF BCCUO.OUTF BCCUO.OUTF BCCUO.OUTF BCCUO.OUTF BCCUO.OUTF BCCUO.OUTF BCCUO.OUTF BCCUO.OUTF BCCUO.OUTF BCCUO.OUTF BCCUO.OUTF	0.7								
USICO_CHO.DOUTD USICO_CHO.HWINO BCCUO.OUTZ USICO_CHO.DOUTZ USICO_CHO.HWINI BCCUO.OUTZ USICO_CHO.DOUTZ USICO_CHO.HWINI BCCUO.OUTZ USICO_CHO.DOUTZ USICO_CHO.HWINI BCCUO.OUTZ USICO_CHO.DOUTZ USICO_CHO.HWINI BCCUO.OUTZ BCCUO.OUTZ BCCUO.OUTZ BCCUO.OUTZ BCCUO.OUTT BCCUO.OUTZ BCCUO.OUTZ	0.8								
USICO_CHO.DOUTD USICO_CHO.HWINO BCCUO.OUTZ USICO_CHO.DOUT1 USICO_CHO.HWIN1 BCCUO.OUTZ USICO_CHO.DOUT2 USICO_CHO.HWIN1 BCCUO.OUTZ USICO_CHO.DOUT3 USICO_CHO.HWIN1 BCCUO.OUTF USICO_CHO.DOUT3 USICO_CHO.HWIN1 BCCUO.OUTF USICO_CHO.DOUT4 USICO_CHO.HWIN1 BCCUO.OUTF USICO_CHO.DOUT5 USICO_CHO.HWIN1 BCCUO.OUTF USICO_CHO.DOUT7 USICO_CHO.HWIN1 BCCUO.OUTF USICO_CHO.DOUT7 USICO_CHO.HWIN1 USICO_CHO.DOUT7 USICO_CHO.HWIN1 BCCUO.OUTF USICO_CHO.DOUT7 USICO_CHO.HWIN1 USICO_CHO.HWIN1 USICO.HWIN1 USICO_CHO.HWIN1 USICO.HWIN1 USICO.HWIN1 USICO_CHO.HWIN1 USICO.HWIN1 USICO.HWIN1 USICO_CHO.HWIN1 USICO.HWIN1 USICO.HWIN1 USICO_CHO.HWIN1 USICO.HWIN1 USICO.HWIN1 USICO.HWIN1 USICO_CHO.HWIN1 USICO.HWIN1 USICO.HWI	6.0								
USICO_CHO.DOUTD USICO_CHO.HWINO BCCUO.OUTZ USICO_CHO.DOUT1 USICO_CHO.HWIN1 BCCUO.OUTZ USICO_CHO.DOUT2 USICO_CHO.HWIN1 BCCUO.OUTZ USICO_CHO.DOUT3 USICO_CHO.HWIN1 BCCUO.OUTZ USICO_CHO.DOUT3 USICO_CHO.HWIN1 BCCUO.OUTZ USICO_CHO.DOUT4 USICO_CHO.HWIN1 BCCUO.OUTZ USICO_CHO.DOUT5 USICO_CHO.HWIN1 BCCUO.OUTZ USICO_CHO.DOUT7 USICO_CHO.HWIN1 BCCUO.OUTT USICO_CHO.DOUT7 USICO_CHO.HWIN1 USICO_CHO.DOUT7 USICO_CHO.HWIN1 BCCUO.OUTT USICO_CHO.DOUT7 USICO_CHO.HWIN1 USICO_CHO.DOUT7 USICO_CHO.HWIN1 BCCUO.OUTT USICO_CHO.DOUT7 USICO_CHO.HWIN1 USICO_CHO.HWIN1 USICO.HWIN1 USICO_CHO.HWIN1 USICO.HWIN1 USICO_CHO.HWIN1 USICO.HWIN1 USICO.HWIN1 USICO_CHO.HWIN1 USICO.HWIN1 USICO.HWIN1 USICO_CHO.HWIN1 USICO.HWIN1 USICO.HWIN1 USICO_CHO.HWIN1 USICO.HWIN1 USICO.HWIN1 USICO.HWIN1 USICO.HWIN1 USICO.HWIN1 USICO.HWIN1 USICO.HWIN1 USICO.HWIN1 USICO.HWIN1 USICO.HWIN1 USICO.HWIN1 USICO.HWIN1 USICO.HWIN1 USICO.HWIN1 U	0.10								
USICO_CHO.DOUTD USICO_CHO.HWINO BCCUO.OUTZ USICO_CHO.DOUT1 USICO_CHO.HWIN1 BCCUO.OUTZ USICO_CHO.DOUT2 USICO_CHO.HWIN1 BCCUO.OUTZ USICO_CHO.DOUT3 USICO_CHO.HWIN1 BCCUO.OUTZ USICO_CHO.DOUT3 USICO_CHO.HWIN1 BCCUO.OUTZ USICO_CHO.DOUT4 BCCUO.OUTF USICO_CHO.DOUT7 BCCUO.OUT7 USICO_C	0.11								
USICO_CHO.DOUT0	0.12								
USICO_CHO.DOUT0	0.13								
USICO_CHO.DOUTO USICO_CHO.HWINO USICO_CHO.HWINO USICO_CHO.DUTZ USICO_CHO.DUTZ USICO_CHO.DUTZ USICO_CHO.HWINZ USICO_CHO.DUTZ USICO_CHO.HWINZ USICO_CHO.HWINZ USICO_CHO.DUTZ USICO_CHO.HWINZ USICO_CHO.DUTZ USICO_CHO.HWINZ USICO_CHO.DUTZ USICO_CHO.HWINZ USICO_CHO.DUTZ USICO_CHO.DU	0.14								
USIO_CHO.DOUTO USIO_CCHO.HWINO USIO_CCHO.UTF USIO_CCHO.HWINO USIO_CCHO.HWINO USIO_CCHO.DUTF USIO_CCHO.HWINO USIO_CCHO.DUTF USIO_CCHO.HWINO USIO_CCHO.DUTF USIO_CCHO.HWINO USIO_CCHO.DUTF USIO_CCHO.HWINO USIO_CCHO.DUTF USIO_CCHO.HWINO USIO_CCHO.HWINO USIO_CCHO.HWINO USIO_CCHO.HWINO USIO_CCHO.DUTF USIO_CCHO.HWINO U	0.15								
USICO_CHO.DOUT1 USICO_CHO.HWIN1 RCCUO.OUT3 USICO_CHO.DOUT2 USICO_CHO.HWIN12 RCCUO.OUT4 USICO_CHO.DOUT3 USICO_CHO.HWIN13 RCCUO.OUT6 USICO_CHO.HWIN14 RCCUO.OUT6 USICO_CHO.HWIN15 RCCUO.OUT6 USICO_CHO.HWIN17 RCCUO.OUT7 USICO_CHO.HWIN18 RCCUO.OUT7 USICO_CHO.HWIN19	1.0		USICO_CH0.DOUT0		USICO_CH0.HWINO	BCCU0.OUT2	BCCU0.OUT2		
USICO_CHO.DOUT2 USICO_CHO.HWIN12 SCCUO.OUT4 USICO_CHO.DOUT3 USICO_CHO.HWIN13 SCCUO.OUT6	1.1		USICO_CH0.DOUT1		USICO_CH0.HWIN1	BCCU0.OUT3	BCCU0.OUT3		
USICO_CHO.DOUT3 USICO_CHO.HWININ3 SCCUO.OUT6	1.2		USICO_CH0.DOUT2		USICO_CH0.HWIN2	BCCU0.OUT4	BCCU0.OUT4		
SCCUO.OUT6 SCCUO.OUT7 SCC	1.3		USICO_CH0.DOUT3		USICO_CH0.HWIN3	BCCU0.OUT5	BCCU0.OUT5		
SCCUO.OUT7 SCCUO.OUT8 SCCUO.OUT8 SCCUO.OUT8 SCCUO.OUT9 SCCUO.OUT7 SCCUO.OUT7 SCCUO.OUT7 SCCUO.OUT7 SCCUO.OUT7 SCCUO.OUT7 SCCUO.OUT7 SCCUO.OUT7 SCCUO.OUT7 SCCUO.OUT8 SCC	1.4					BCCU0.OUT6	BCCU0.OUT6		
SCCUO.OUT8 SCCUO.OUT1	1.5					BCCU0.OUT7	BCCU0.OUT7		
SCCUO.OUT1 SCCUO.OUT6 SCCUO.OUT6 SCCUO.OUT7 SCCUO.OUT7 SCCUO.OUT7 SCCUO.OUT7 SCCUO.OUT7 SCCUO.OUT7 SCCUO.OUT8 SCC	1.6					BCCU0.OUT8	BCCU0.OUT8		
BCCUO.OUT6 BCCUO.OUT6 BCCUO.OUT7 ACMP2.OUT7 BCCUO.OUT8 BCCUO.OUT8	2.0					BCCU0.0UT1	BCCU0.OUT1		
SCCUGOUTO ACMP2.OUT ACMP2.OUT	2.1					BCCU0.OUT6	BCCU0.OUT6		
ACMP2.OUT BECCUO.OUT8	2.2					BCCU0.OUT0	BCCU0.OUT0	CCU40.0UT3	CCU40.OUT3
BCCUO.OUT8	2.3					ACMP2.OUT	ACMP2.OUT		
	2.4					BCCU0.OUT8	BCCU0.OUT8		



HW1 PU

CCU40.0UT3 CCU40.0UT2 CCU40.0UT2

CCU40.OUT3 CCU40.OUT3 CCU40.OUT2 CCU40.OUT2 HW1_PD Pull Control BCCU0.OUT5 BCCU0.OUT2 вссио.оитв BCCU0.OUT1 BCCU0.0UT7 BCCU0.0UT4 ACMP1.OUT HW0_PU BCCU0.OUT2 BCCU0.OUT8 BCCU0.OUT1 BCCU0.0UT7 BCCU0.0UT4 BCCU0.OUT5 HW0_PD ACMP1.OUT Hardware Controlled I/O Functions (cont'd) HW1 Inputs HWIO HW01 Outputs HW00 Table 2-2 Function P2.5 P2.6 P2.7 P2.8 P2.9



3 Electrical Parameters

This section provides the electrical parameters which are implementation-specific for the XMC1300.

3.1 General Parameters

3.1.1 Parameter Interpretation

The parameters listed in this section represent partly the characteristics of the XMC1300 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are indicated by the abbreviations in the "Symbol" column:

- CC
 - Such parameters indicate **C**ontroller **C**haracteristics, which are distinctive feature of the XMC1300 and must be regarded for a system design.
- SR

Such parameters indicate **S**ystem Requirements, which must be provided by the application system in which the XMC1300 is designed in.



3.1.2 Absolute Maximum Ratings

Stresses above the values listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 9 Absolute Maximum Rating Parameters

Parameter	Symb	ol		Va	lues	Unit	Note /
			Min	Тур.	Max.	-	Test Cond ition
Junction temperature	T_{J}	SR	-40	-	115	°C	_
Storage temperature	T_{ST}	SR	-40	-	125	°C	_
Voltage on power supply pin with respect to $V_{\rm SSP}$	V_{DDP}	SR	-0.3	_	6	V	_
Voltage on digital pins with respect to $V_{\rm SSP}^{\rm 1)}$	V_{IN}	SR	-0.5	_	$V_{\rm DDP}$ + 0.5 or max. 6	V	whichever is lower
Voltage on P2 pins with respect to $V_{\rm SSP}^{\rm 2)}$	V_{INP2}	SR	-0.3	_	$V_{\rm DDP}$ + 0.3	V	_
Voltage on analog input pins with respect to $V_{\rm SSP}$	$V_{AIN} \ V_{AREF}$	SR	-0.5	_	$V_{\rm DDP}$ + 0.5 or max. 6	V	whichever is lower
Input current on any pin during overload condition	I_{IN}	SR	-10	_	10	mA	_
Absolute maximum sum of all input currents during overload condition	ΣI_{IN}	SR	-50	_	+50	mA	_

¹⁾ Excluding port pins P2.[1,2,6,7,8,9,11].

²⁾ Applicable to port pins P2.[1,2,6,7,8,9,11].



3.1.3 Pin Reliability in Overload

When receiving signals from higher voltage devices, low-voltage devices experience overload currents and voltages that go beyond their own IO power supplies specification.

Table 10 defines overload conditions that will not cause any negative reliability impact if all the following conditions are met:

- full operation life-time is not exceeded
- Operating Conditions are met for
 - pad supply levels (V_{DDP})
 - temperature

If a pin current is outside of the **Operating Conditions** but within the overload conditions, then the parameters of this pin as stated in the Operating Conditions can no longer be guaranteed. Operation is still possible in most cases but with relaxed parameters.

Note: An overload condition on one or more pins does not require a reset.

Note: A series resistor at the pin to limit the current to the maximum permitted overload current is sufficient to handle failure situations like short to battery.

Table 10 Overload Parameters

Parameter	Sym	bol		Values	3	Unit	Note /
			Min.	Тур.	Max.		Test Condition
Input current on any port pin during overload condition	I_{OV}	SR	-5	-	5	mA	
Absolute sum of all input circuit currents during overload condition	I_{OVS}	SR	_	_	25	mA	

Figure 10 shows the path of the input currents during overload via the ESD protection structures. The diodes against $V_{\rm DDP}$ and ground are a simplified representation of these ESD protection structures.

Data Sheet 35 V2.0, 2017-10






Figure 10 Input Overload Current via ESD structures

Table 11 and **Table 12** list input voltages that can be reached under overload conditions. Note that the absolute maximum input voltages as defined in the **Absolute Maximum Ratings** must not be exceeded during overload.

Table 11 PN-Junction Characterisitics for positive Overload

Pad Type	I_{OV} = 5 mA
Standard, High-current, AN/DIG_IN	$\begin{split} V_{\text{IN}} &= V_{\text{DDP}} + 0.5 \text{ V} \\ V_{\text{AIN}} &= V_{\text{DDP}} + 0.5 \text{ V} \\ V_{\text{AREF}} &= V_{\text{DDP}} + 0.5 \text{ V} \end{split}$
P2.[1,2,6:9,11]	$V_{INP2} = V_{DDP} + 0.3 V$

Table 12 PN-Junction Characterisitics for negative Overload

Pad Type	$I_{\text{OV}} = 5 \text{ mA}$
Standard, High-current, AN/DIG_IN	$\begin{split} V_{\text{IN}} &= V_{\text{SS}} \text{ - 0.5 V} \\ V_{\text{AIN}} &= V_{\text{SS}} \text{ - 0.5 V} \\ V_{\text{AREF}} &= V_{\text{SS}} \text{ - 0.5 V} \end{split}$
P2.[1,2,6:9,11]	$V_{INP2} = V_{SS}$ - 0.3 V



3.1.4 Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation and reliability of the XMC1300. All parameters specified in the following tables refer to these operating conditions, unless noted otherwise.

Table 13 Operating Conditions Parameters

Parameter	Symb	ol		Values	3	Unit	Note /
			Min.	Тур.	Max.		Test Condition
Ambient Temperature	T_{A}	SR	-40	-	85	°C	Temp. Range F
			-40	_	105	°C	Temp. Range X
Digital supply voltage ¹⁾	V_{DDP}	SR	1.8	_	5.5	V	
MCLK Frequency	f_{MCLK}	CC	-	_	33.2	MHz	CPU clock
PCLK Frequency	f_{PCLK}	CC	-	-	66.4	MHz	Peripherals clock
Short circuit current of digital outputs	I_{SC}	SR	-5	-	5	mA	
Absolute sum of short circuit currents of the device	ΣI_{SC_D}	SR	_	-	25	mA	

¹⁾ See also the Supply Monitoring thresholds, Chapter 3.3.2.



3.2 DC Parameters

3.2.1 Input/Output Characteristics

Table 14 provides the characteristics of the input/output pins of the XMC1300.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Unless otherwise stated, input DC and AC characteristics, including peripheral timings, assume that the input pads operate with the standard hysteresis.

Table 14 Input/Output Characteristics (Operating Conditions apply)

Parameter	Symbo	ol	Limit \	Values	Unit	Test Conditions
			Min.	Max.		
Output low voltage on port pins	V_{OLP}	CC	_	1.0	V	$I_{\rm OL}$ = 11 mA (5 V) $I_{\rm OL}$ = 7 mA (3.3 V)
(with standard pads)			-	0.4	V	$I_{\rm OL}$ = 5 mA (5 V) $I_{\rm OL}$ = 3.5 mA (3.3 V)
Output low voltage on high current pads	V_{OLP1}	CC	_	1.0	V	$I_{\rm OL}$ = 50 mA (5 V) $I_{\rm OL}$ = 25 mA (3.3 V)
			_	0.32	V	$I_{\rm OL}$ = 10 mA (5 V)
			_	0.4	V	$I_{OL} = 5 \text{ mA } (3.3 \text{ V})$
Output high voltage on port pins	V_{OHP}	CC	V _{DDP} - 1.0	_	V	I_{OH} = -10 mA (5 V) I_{OH} = -7 mA (3.3 V)
(with standard pads)			V _{DDP} - 0.4	_	V	I_{OH} = -4.5 mA (5 V) I_{OH} = -2.5 mA (3.3 V)
Output high voltage on high current pads	V_{OHP1}	CC	V _{DDP} - 0.32	_	V	$I_{\rm OH}$ = -6 mA (5 V)
			V _{DDP} - 1.0	_	V	$I_{\rm OH}$ = -8 mA (3.3 V)
			V _{DDP} - 0.4	_	V	$I_{\rm OH}$ = -4 mA (3.3 V)
Input low voltage on port pins (Standard Hysteresis)	V_{ILPS}	SR	-	$0.19 \times V_{DDP}$	V	CMOS Mode (5 V, 3.3 V & 2.2 V)



Table 14 Input/Output Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbo	ol	Limit \	Values	Unit	Test Conditions	
			Min.	Max.			
Input high voltage on port pins (Standard Hysteresis)	V_{IHPS}	SR	$0.7 imes V_{ m DDP}$	_	V	CMOS Mode (5 V, 3.3 V & 2.2 V)	
Input low voltage on port pins (Large Hysteresis)	V_{ILPL}	SR	_	V_{DDP}	V	CMOS Mode (5 V, 3.3 V & 2.2 V) ¹⁸⁾	
Input high voltage on port pins (Large Hysteresis)	V_{IHPL}	SR	$0.85 \times V_{\rm DDP}$	_	V	CMOS Mode (5 V, 3.3 V & 2.2 V) ¹⁸⁾	
Rise time on High Current Pad ¹⁾	t_{HCPR}	CC	_	9	ns	50 pF @ 5 V ²⁾	
			_	12	ns	50 pF @ 3.3 V ³⁾	
			_	25	ns	50 pF @ 1.8 V ⁴⁾	
Fall time on High	t_{HCPF}	CC	_	9	ns	50 pF @ 5 V ²⁾	
Current Pad ¹⁾			_	12	ns	50 pF @ 3.3 V ³⁾	
			_	25	ns	50 pF @ 1.8 V ⁴⁾	
Rise time on Standard	t_{R}	CC	_	12	ns	50 pF @ 5 V ⁵⁾	
Pad ¹⁾			_	15	ns	50 pF @ 3.3 V ⁶⁾	
			_	31	ns	50 pF @ 1.8 V ⁷⁾	
Fall time on Standard	t_{F}	CC	_	12	ns	50 pF @ 5 V ⁵⁾	
Pad ¹⁾			_	15	ns	50 pF @ 3.3 V ⁶⁾	
			_	31	ns	50 pF @ 1.8 V ⁷⁾	



Table 14 Input/Output Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbo	ol	Limit \	/alues	Unit	Test Conditions	
			Min.	Max.			
Input Hysteresis ⁸⁾	HYS	CC	$0.08 imes V_{ m DDP}$	_	V	CMOS Mode (5 V), Standard Hysteresis	
			$0.03 imes V_{ extsf{DDP}}$	_	V	CMOS Mode (3.3 V), Standard Hysteresis	
			$0.02 imes V_{ m DDP}$	_	V	CMOS Mode (2.2 V), Standard Hysteresis	
			$0.5 imes V_{ extsf{DDP}}$	$0.75 imes V_{ m DDP}$	V	CMOS Mode(5 V), Large Hysteresis	
			$V_{ extsf{DDP}}$	$0.75 imes V_{ m DDP}$	V	CMOS Mode(3.3 V), Large Hysteresis	
			$0.2 imes V_{ extsf{DDP}}$	$0.65 imes V_{ m DDP}$	V	CMOS Mode(2.2 V), Large Hysteresis	
Pin capacitance (digital inputs/outputs)	C_{IO}	CC	_	10	pF		
Pull-up resistor on port pins	R_{PUP}	CC	20	50	kohm	$V_{IN} = V_{SSP}$	
Pull-down resistor on port pins	R_{PDP}	CC	20	50	kohm	$V_{IN} = V_{DDP}$	
Input leakage current ⁹⁾	I_{OZP}	CC	-1	1	μА	$0 < V_{\rm IN} < V_{\rm DDP}, \\ T_{\rm A} \leq 105~{\rm ^{\circ}C}$	
Voltage on any pin during $V_{\rm DDP}$ power off	V_{PO}	SR	_	0.3	V	10)	
	I_{MP}	SR	-10	11	mA	-	
Maximum current per high currrent pins	I_{MP1A}	SR	-10	50	mA	_	
$\begin{tabular}{ll} \hline & & & & \\ & & & & \\ & & & & \\ & & & &$	I_{MVDD1}	SR	_	130	mA	18)	
$\begin{array}{c} \text{Maximum current into} \\ V_{\text{DDP}} \text{ (TSSOP38,} \\ \text{VQFN40)} \end{array}$	I_{MVDD2}	SR	-	260	mA	18)	



Table 14 Input/Output Characteristics (Operating Conditions apply) (cont'd)

		,	-	1	1127
Parameter	Symbol	Limit Values		Unit	Test Conditions
		Min.	Max.		
$\begin{tabular}{ll} \hline & & & \\ & & & $	I _{MVSS1} SR	-	130	mA	18)
$\begin{tabular}{ll} \hline & & & \\ & & & $	I _{MVSS2} SR	-	260	mA	18)

- 1) Rise/Fall time parameters are taken with 10% 90% of supply.
- 2) Additional rise/fall time valid for CL = 50 pF CL = 100 pF @ 0.150 ns/pF at 5 V supply voltage.
- 3) Additional rise/fall time valid for CL = 50 pF CL = 100 pF @ 0.205 ns/pF at 3.3 V supply voltage.
- 4) Additional rise/fall time valid for CL = 50 pF CL = 100 pF @ 0.445 ns/pF at 1.8 V supply voltage.
- 5) Additional rise/fall time valid for CL = 50 pF CL = 100 pF @ 0.225 ns/pF at 5 V supply voltage.
- 6) Additional rise/fall time valid for CL = 50 pF CL = 100 pF @ 0.288 ns/pF at 3.3 V supply voltage.
- 7) Additional rise/fall time valid for CL = 50 pF CL = 100 pF @ 0.588 ns/pF at 1.8 V supply voltage.
- 8) Hysteresis is implemented to avoid meta stable states and switching due to internal ground bounce. It cannot be guaranteed that it suppresses switching due to external system noise.
- 9) An additional error current (I_{INI}) will flow if an overload current flows through an adjacent pin.
- 10) However, for applications with strict low power-down current requirements, it is mandatory that no active voltage source is supplied at any GPIO pin when V_{DDP} is powered off.

Data Sheet 41 V2.0, 2017-10



3.2.2 Analog to Digital Converters (ADC)

Table 15 shows the Analog to Digital Converter (ADC) characteristics.

Table 15 ADC Characteristics (Operating Conditions apply)¹⁾

Parameter	Symbol	'	/alues	3	Unit	Note / Test Condition	
		Min.	Тур.	Max.			
Supply voltage range (internal reference)	$V_{ m DD_int}{ m SR}$	2.0	_	3.0	V	SHSCFG.AREF = 11 _B CALCTR.CALGNSTC = 0C _H	
		3.0	_	5.5	V	SHSCFG.AREF = 10 _B	
Supply voltage range (external reference)	$V_{ m DD_ext} \ { m SR}$	3.0	_	5.5	V	SHSCFG.AREF = 00 _B	
Analog input voltage range	$V_{AIN}SR$	V _{SSP} - 0.05	_	V _{DDP} + 0.05	V		
Auxiliary analog reference ground	V_{REFGND} SR	V _{SSP} - 0.05	_	1.0	V	G0CH0	
		V _{SSP} - 0.05	_	0.2	V	G1CH0	
Internal reference voltage (full scale value)	V _{REFINT} CC	5			V		
Switched capacitance of an analog input	$C_{AINS}CC$	_	1.2	2	pF	$GNCTRxz.GAINy = 00_B$ (unity gain)	
		_	1.2	2	pF	GNCTRxz.GAINy=01 _B (gain g1)	
		_	4.5	6	pF	GNCTRxz.GAINy = 10 _B (gain g2)	
		_	4.5	6	pF	GNCTRxz.GAINy = 11 _B (gain g3)	
Total capacitance of an analog input	C_{AINT} CC	_	_	10	pF		
Total capacitance of the reference input	C_{AREFT}	_	_	10	pF		



Table 15 ADC Characteristics (Operating Conditions apply)¹⁾ (cont'd)

Parameter	Symbol		Values	;	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Gain settings	$G_{IN}CC$	1	1	1	_	GNCTRxz.GAINy = 00 _B (unity gain)
		3			_	GNCTRxz.GAINy=01 _B (gain g1)
		6	6 –		_	GNCTRxz.GAINy = 10 _B (gain g2)
		12			_	GNCTRxz.GAINy = 11 _B (gain g3)
Sample Time	t _{sample} CC	3	_	-	f_{ADC}	$V_{\rm DD}$ = 5.0 V
		3	-	_	f_{ADC}	V_{DD} = 3.3 V
		30	-	_	$\frac{1}{f_{\text{ADC}}}$	V_{DD} = 2.0 V
Sigma delta loop hold time	t _{SD_hold}	20	-	_	μS	Residual charge stored in an active sigma delta loop remains available
Conversion time in fast compare mode	t _{CF} CC	9	"	1	f_{ADC}	2)
Conversion time in 12-bit mode	t _{C12} CC	20			f_{ADC}	2)
Maximum sample rate in 12-bit mode ³⁾	$f_{\mathrm{C12}}\mathrm{CC}$	_	_	f _{ADC} / 42.5	_	1 sample pending
		_	_	f _{ADC} / 62.5	_	2 samples pending
Conversion time in 10-bit mode	<i>t</i> _{C10} CC	18			$f_{\rm ADC}$	2)
Maximum sample rate in 10-bit mode ³⁾	$f_{\mathrm{C10}}\mathrm{CC}$	_	_	f _{ADC} / 40.5	_	1 sample pending
			_	f _{ADC} / 58.5	_	2 samples pending
Conversion time in 8-bit mode	t _{C8} CC	16			$f_{\rm ADC}$	2)



Table 15 ADC Characteristics (Operating Conditions apply)¹⁾ (cont'd)

Parameter	Symbol	'	/alues	3	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Maximum sample rate in 8-bit mode ³⁾	$f_{C8}CC$	_	_	f _{ADC} / 38.5	_	1 sample pending
		_	-	f _{ADC} / 54.5	_	2 samples pending
RMS noise 4)	EN _{RMS}	_	1.5	_	LSB 12	DC input, $V_{\rm DD}$ = 5.0 V, $V_{\rm AIN}$ = 2.5 V, 25°C
DNL error	EA _{DNL} CC	_	±2.0	_	LSB 12	
INL error	EA _{INL} CC	_	±4.0	_	LSB 12	
Gain error with external reference	EA _{GAIN} CC	_	±0.5	_	%	SHSCFG.AREF = 00_B (calibrated)
Gain error with internal reference 5)	EA _{GAIN}	-	±3.6	_	%	SHSCFG.AREF = $1X_B$ (calibrated), -40°C - 105 °C
		_	±2.0	_	%	SHSCFG.AREF = $1X_B$ (calibrated), $0^{\circ}C - 85^{\circ}C$
Offset error	EA _{OFF} CC	_	±8.0	_	mV	Calibrated, $V_{\rm DD}$ = 5.0 V

¹⁾ The parameters are defined for ADC clock frequency $f_{\rm SH}$ = 32MHz, SHSCFG.DIVS = 0000_B. Usage of any other frequencies may affect the ADC performance.

Data Sheet 44 V2.0, 2017-10

²⁾ No pending samples assumed, excluding sampling time and calibration.

³⁾ Includes synchronization and calibration (average of gain and offset calibration).

⁴⁾ This parameter can also be defined as an SNR value: SNR[dB] = $20 \times \log(A_{\rm MAXeff} / N_{\rm RMS})$. With $A_{\rm MAXeff} = 2^{\rm N} / 2$, SNR[dB] = $20 \times \log$ ($2048 / N_{\rm RMS}$) [N = 12]. $N_{\rm RMS} = 1.5$ LSB12, therefore, equals SNR = $20 \times \log$ (2048 / 1.5) = 62.7 dB.

⁵⁾ Includes error from the reference voltage.






Figure 11 ADC Voltage Supply



3.2.3 Out of Range Comparator (ORC) Characteristics

The Out-of-Range Comparator (ORC) triggers on analog input voltages ($V_{\rm AIN}$) above the $V_{\rm DDP}$ on selected input pins (ORCx.AIN) and generates a service request trigger (ORCx.OUT).

Table 16 Out of Range Comparator (ORC) Characteristics (Operating Conditions apply; V_{DDP} = 3.0 V - 5.5 V; C_L = 0.25 pF)

Parameter	Symb	ol		Values	8	Unit	Note / Test Condition
			Min.	Тур.	Max.		
DC Switching Level	V_{ODC}	CC	54	_	183	mV	V AIN $\geq V_{DDP} + V_{ODC}$
Hysteresis	V_{OHYS}	CC	15	_	54	mV	
Always detected	t_{OPDD}	CC	103	_	-	ns	$V_{AIN} \geq V_{DDP}$ + 150 mV
Overvoltage Pulse			88	_	-	ns	$V_{AIN} \geq V_{DDP}$ + 350 mV
Never detected	t_{OPDN}	CC	_	_	21	ns	$V_{AIN} \geq V_{DDP}$ + 150 mV
Overvoltage Pulse			_	_	11	ns	$V_{AIN} \geq V_{DDP}$ + 350 mV
Detection Delay of a	$t_{\sf ODD}$	CC	39	_	132	ns	$V_{AIN} \geq V_{DDP}$ + 150 mV
persistent Overvoltage			31	-	121	ns	$V_{AIN} \geq V_{DDP}$ + 350 mV
Release Delay	t_{ORD}	CC	44	_	240	ns	$V_{AIN} \leq V_{DDP}; V_{DDP} = 5 V$
			57	_	340	ns	$V_{AIN} \leq V_{DDP}; V_{DDP} = 3.3 V$
Enable Delay	$t_{\sf OED}$	CC	_	_	300	ns	ORCCTRL.ENORCx = 1




Figure 12 ORCx.OUT Trigger Generation






Figure 13 ORC Detection Ranges



3.2.4 Analog Comparator Characteristics

Table 17 below shows the Analog Comparator characteristics.

Table 17 Analog Comparator Characteristics (Operating Conditions apply)

Parameter	Symbol		Li	mit Val	ues	Unit	
			Min.	Тур.	Max.		Test Conditions
Input Voltage	V_{CMP}	SR	-0.05	_	V _{DDP} + 0.05	V	
Input Offset	V_{CMPOFF}	CC	_	+/-3	_	mV	High power mode $\Delta~V_{\rm CMP}$ < 200 mV
			-	+/-20	_	mV	Low power mode $\Delta~V_{\rm CMP}$ < 200 mV
Propagation Delay ¹⁾	t_{PDELAY}	CC	_	25	_	ns	High power mode, $\Delta V_{\rm CMP}$ = 100 mV
·			_	80	_	ns	High power mode, $\Delta V_{\rm CMP}$ = 25 mV
			-	250	_	ns	Low power mode, $\Delta V_{\rm CMP}$ = 100 mV
			_	700	_	ns	Low power mode, $\Delta V_{\rm CMP}$ = 25 mV
Current Consumption	I_{ACMP}	CC	_	100	-	μΑ	First active ACMP in high power mode, $\Delta V_{\rm CMP} >$ 30 mV
			_	66	-	μΑ	Each additional ACMP in high power mode, $\Delta V_{\rm CMP}$ > 30 mV
			-	10	-	μΑ	First active ACMP in low power mode
			_	6	-	μΑ	Each additional ACMP in low power mode
Input Hysteresis	V_{HYS}	CC	_	+/-15	_	mV	
Filter Delay ¹⁾	$t_{\sf FDELAY}$	CC	_	5	_	ns	

¹⁾ Total Analog Comparator Delay is the sum of Propagation Delay and Filter Delay.



3.2.5 Temperature Sensor Characteristics

Table 18 Temperature Sensor Characteristics

Parameter	Symbol		Value	s	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Measurement time	t_{M} CC	-	_	10	ms	
Temperature sensor range	$T_{SR}SR$	-40	_	115	°C	
Sensor Accuracy ¹⁾	$T_{TSAL}CC$	-6	_	6	°C	T _J > 20°C
		-10	_	10	°C	$0^{\circ}\text{C} \le T_{\text{J}} \le 20^{\circ}\text{C}$
		-	-/+8	_	°C	$T_{\rm J}$ < 0°C
Start-up time after enabling	$t_{TSSTE} SR$	_	_	15	μS	

¹⁾ The temperature sensor accuracy is independent of the supply voltage.



3.2.6 Power Supply Current

The total power supply current defined below consists of a leakage and a switching component.

Application relevant values are typically lower than those given in the following tables, and depend on the customer's system operating conditions (e.g. thermal connection or used application configurations).

Table 19 Power Supply Parameters; V_{DDP} = 5V

Parameter	Symbol		Value	S	Unit	Note / Test Condition
		Min	Typ. ¹⁾	Max.		
Active mode current	I _{DDPAE} CC	-	9.2	12	mA	32 / 64
Peripherals enabled		_	8.1	-	mA	24 / 48
$f_{ m MCLK}/f_{ m PCLK}$ in MHz ²⁾		_	6.6	-	mA	16 / 32
		_	5.5	-	mA	8 / 16
		_	4	-	mA	1/1
Active mode current Peripherals disabled $f_{\rm MCLK}/f_{\rm PCLK}$ in MHz ³⁾	$I_{DDPAD}CC$	_	4.8	-	mA	32 / 64
		_	4.1	-	mA	24 / 48
		_	3.3	-	mA	16 / 32
		_	2.7	-	mA	8 / 16
		_	1.5	-	mA	1/1
Active mode current	$I_{DDPAR}CC$	_	7.3	-	mA	32 / 64
Code execution from RAM Flash is powered down		_	6.3	-	mA	24 / 48
f_{MCLK}/f_{PCLK} in MHz		_	5.2	-	mA	16 / 32
J WOLK J TOLK		_	4.2	-	mA	8 / 16
		_	3.3	-	mA	1/1
Sleep mode current	$I_{\rm DDPSE} {\rm CC}$	_	6.6	-	mA	32 / 64
Peripherals clock enabled $f_{\rm MCLK}/f_{\rm PCLK}$ in MHz ⁴⁾			5.8	-	mA	24 / 48
JMCLK / JPCLK III WIII IZ			5.1	-	mA	16 / 32
			4.4	-	mA	8 / 16
			3.7	-	mA	1 / 1



Table 19 Power Supply Parameters; V_{DDP} = 5V

Parameter	Symbol		Value	s	Unit	Note /
		Min Typ. ¹⁾ Max.			Test Condition	
Sleep mode current	$I_{DDPSD}CC$	-	1.8	-	mA	32 / 64
Peripherals clock disabled Flash active $f_{\rm MCLK}/f_{\rm PCLK}$ in MHz $^{\rm 5)}$	55. 65		1.7	-	mA	24 / 48
			1.6	-	mA	16 / 32
			1.5	-	mA	8 / 16
			1.4	-	mA	1/1
Sleep mode current	I _{DDPSR} CC	_	1.2	-	mA	32 / 64
Peripherals clock disabled			1.1	-	mA	24 / 48
Flash powered down $f_{\text{MCLK}}/f_{\text{PCLK}}$ in MHz ⁶⁾			1.0	-	mA	16 / 32
J WOLK - J FOLK			0.8	-	mA	8 / 16
			0.7	-	mA	1/1
Deep Sleep mode current ⁷⁾	$I_{\mathrm{DDPDS}}\mathrm{CC}$	_	0.24	-	mA	
Wake-up time from Sleep to Active mode ⁸⁾	$t_{\rm SSA}$ CC	_	6	-	cycles	
Wake-up time from Deep Sleep to Active mode ⁹⁾	t _{DSA} CC	_	280	-	μsec	

- 1) The typical values are measured at $T_{\rm A}$ = + 25 °C and VDDP = 5 V.
- 2) CPU and all peripherals clock enabled, Flash is in active mode.
- 3) CPU enabled, all peripherals clock disabled, Flash is in active mode.
- 4) CPU in sleep, all peripherals clock enabled and Flash is in active mode.
- 5) CPU in sleep, Flash is in active mode.
- 6) CPU in sleep, Flash is powered down and code executed from RAM after wake-up.
- 7) CPU in sleep, peripherals clock disabled, Flash is powered down and code executed from RAM after wake-up.
- 8) CPU in sleep, Flash is in active mode during sleep mode.
- 9) CPU in sleep, Flash is in powered down mode during deep sleep mode.



Figure 14 shows typical graphs for active mode supply current for $V_{DDP} = 5V$, $V_{DDP} = 3.3V$, $V_{DDP} = 1.8V$ across different clock frequencies.




Figure 14 Active mode, a) peripherals clocks enabled, b) peripherals clocks disabled: Supply current I_{DDPA} over supply voltage V_{DDP for different clock} frequencies

Data Sheet 52 V2.0, 2017-10



Figure 15 shows typical graphs for sleep mode current for $V_{DDP} = 5V$, $V_{DDP} = 3.3V$, $V_{DDP} = 1.8V$ across different clock frequencies.




Figure 15 Sleep mode, peripherals clocks disabled, Flash powered down: Supply current I_{DDPSR} over supply voltage $V_{DDP \, for \, different \, clock \, frequencies}$

Data Sheet 53 V2.0, 2017-10



Table 20 provides the active current consumption of some modules operating at 5 V power supply at 25° C. The typical values shown are used as a reference guide on the current consumption when these modules are enabled.

Table 20 Typical Active Current Consumption

Active Current Consumption	Symbol	Limit Values	Unit	Test Condition
		Тур.		
Baseload current	I_{CPUDDC}	5.04	mA	Modules including Core, SCU, PORT, memories, ANATOP ¹⁾
VADC and SHS	I_{ADCDDC}	3.4	mA	Set CGATCLR0.VADC to 1 ²⁾
USIC0	$I_{\rm USICODDC}$	0.87	mA	Set CGATCLR0.USIC0 to 13)
CCU40	I_{CCU40DDC}	0.94	mA	Set CGATCLR0.CCU40 to 1 ⁴⁾
CCU80	I_{CCU80DDC}	0.42	mA	Set CGATCLR0.CCU80 to 1 ⁵⁾
POSIF0	$I_{PIF0DDC}$	0.26	mA	Set CGATCLR0.POSIF0 to 16)
BCCU0	$I_{BCCU0DDC}$	0.24	mA	Set CGATCLR0.BCCU0 to 17)
MATH	$I_{MATHDDC}$	0.35	mA	Set CGATCLR0.MATH to 18)
WDT	I_{WDTDDC}	0.03	mA	Set CGATCLR0.WDT to 19)
RTC	I_{RTCDDC}	0.01	mA	Set CGATCLR0.RTC to 1 ¹⁰⁾

Baseload current is measured with device running in user mode, MCLK=PCLK=32 MHz, with an endless loop
in the flash memory. The clock to the modules stated in CGATSTAT0 are gated.

- Active current is measured with: module enabled, MCLK=32 MHz, running in auto-scan conversion mode
- 3) Active current is measured with: module enabled, alternating messages sent to PC at 57.6kbaud every 200ms
- Active current is measured with: module enabled, MCLK=PCLK=32 MHz, 1 CCU4 slice for PWM switching from 1500Hz and 1000Hz at regular intervals, 1 CCU4 slice in capture mode for reading period and duty cycle
- Active current is measured with: module enabled, MCLK=PCLK=32 MHz, 1 CCU8 slice with PWM frequency at 1500Hz and a period match interrupt used to toggle duty cycle between 10% and 90%
- 6) Active current is measured with: module enabled, MCLK=32 MHz, PCLK=64MHz, hall sensor mode
- 7) Active current is measured with: module enabled, MCLK=32 MHz, PCLK=64MHz, FCLK=0.8MHz, Normal mode (BCCU Clk = FCLK/4), 3 BCCU Channels and 1 Dimming Engine, change color or dim every 1s
- Active current is measured with: module enabled, MCLK=32 MHz, PCLK=64MHz, tangent calculation in while loop; CORDIC circular rotation, no keep, autostart; 32-by-32 bit signed DIV, autostart, DVS right shift by 11
- Active current is measured with: module enabled, MCLK=32 MHz, time-out mode; WLB = 0, WUB = 0x00008000; WDT serviced every 1s
- 10) Active current is measured with: module enabled, MCLK=32 MHz, Periodic interrupt enabled

Data Sheet 54 V2.0, 2017-10



3.2.7 Flash Memory Parameters

Table 21 Flash Memory Parameters

Parameter	Symbol		Value	s	Unit	Note /	
		Min.	Тур.	Max.		Test Condition	
Erase Time per page / sector	t _{ERASE} CC	6.8	7.1	7.6	ms		
Program time per block	t _{PSER} CC	102	152	204	μS		
Wake-Up time	t _{WU} CC	_	32.2	-	μS		
Read time per word	t _a CC	_	50	-	ns		
Data Retention Time	t _{RET} CC	10	_	_	years	Max. 100 erase / program cycles	
Flash Wait States 1)	N _{WSFLASH} CC	0	0	0		$f_{\rm MCLK} = 8 \rm MHz$	
		0	1	1		$f_{\rm MCLK} = 16 \rm MHz$	
		1	1.3	2		$f_{\rm MCLK} = 32 {\rm MHz}$	
Fixed Flash Wait States configured in bit	N _{FWSFLASH} SR	0	0	1		NVM_CONFIG1.FI XWS = 1_B , $f_{MCLK} \le 16 \text{ MHz}$	
NVM_NVMCONF.WS		1	1	1		NVM_CONFIG1.FI XWS = 1_B , $16 \text{ MHz} < f_{\text{MCLK}} \le$ 32 MHz	
Erase Cycles	N _{ECYC} CC	_	_	5*10 ⁴	cycles	Sum of page and sector erase cycles	
Total Erase Cycles	N _{TECYC} CC	_	-	2*10 ⁶	cycles		

¹⁾ Flash wait states are automatically inserted by the Flash module during memory read when needed. Typical values are calculated from the execution of the Dhrystone benchmark program.



3.3 AC Parameters

3.3.1 Testing Waveforms




Figure 16 Rise/Fall Time Parameters




Figure 17 Testing Waveform, Output Delay




Figure 18 Testing Waveform, Output High Impedance

Data Sheet 56 V2.0, 2017-10



3.3.2 Power-Up and Supply Monitoring Characteristics

Table 22 provides the characteristics of the power-up and supply monitoring in XMC1300.

The guard band between the lowest valid operating voltage and the brownout reset threshold provides a margin for noise immunity and hysteresis. The electrical parameters may be violated while $V_{\rm DDP}$ is outside its operating range.

The brownout detection triggers a reset within the defined range. The prewarning detection can be used to trigger an early warning and issue corrective and/or fail-safe actions in case of a critical supply voltage drop.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 22 Power-Up and Supply Monitoring Parameters (Operating Conditions apply)

Parameter	Symbol	V	/alues		Unit	Note / Test Condition
		Min.	Тур.	Max.		
$\overline{V_{\mathrm{DDP}}}$ ramp-up time	$t_{RAMPUP}SR$	$\frac{V_{\rm DDP}}{S_{\rm VDDPrise}}$	_	10 ⁷	μS	
$\overline{V_{\mathrm{DDP}}}$ slew rate	$S_{ m VDDPOP}$ SR	0	_	0.1	V/μs	Slope during normal operation
	$S_{ m VDDP10}$ SR	0	_	10	V/μs	Slope during fast transient within +/- 10% of $V_{\rm DDP}$
	$S_{ m VDDPrise}$ SR	0	_	10	V/μs	Slope during power-on or restart after brownout event
	$S_{ m VDDPfall}^{-1)}{ m SR}$	0	_	0.25	V/μs	Slope during supply falling out of the +/-10% limits ²⁾
$V_{ m DDP}$ prewarning voltage	V_{DDPPW} CC	2.1	2.25	2.4	V	ANAVDEL.VDEL_ SELECT = 00 _B
		2.85	3	3.15	V	ANAVDEL.VDEL_ SELECT = 01 _B
		4.2	4.4	4.6	V	ANAVDEL.VDEL_ SELECT = 10 _B

Data Sheet 57 V2.0, 2017-10



Table 22 Power-Up and Supply Monitoring Parameters (Operating Conditions apply) (cont'd)

Parameter	Symbol		Values		Unit	Note /
		Min.	Тур.	Max.		Test Condition
$\overline{V_{\mathrm{DDP}}}$ brownout reset voltage	$V_{ m DDPBO}$ CC	1.55	1.62	1.75	V	calibrated, before user code starts running
$\overline{V_{\mathrm{DDP}}}$ voltage to ensure defined pad states	V_{DDPPA} CC	_	1.0	_	V	
Start-up time from power-on reset	t _{SSW} SR	-	320	_	μS	Time to the first user code instruction ³⁾
BMI program time	t _{BMI} SR	-	8.25	_	ms	Time taken from a user-triggered system reset after BMI installation is is requested

A capacitor of at least 100 nF has to be added between VDDP and VSSP to fulfill the requirement as stated for this parameter.

³⁾ This values does not include the ramp-up time. During startup firmware execution, MCLK is running at 32 MHz and the clocks to peripheral as specified in register CGATSTATO are gated.




Figure 19 Supply Threshold Parameters

²⁾ Valid for a 100 nF buffer capacitor connected to supply pin where current from capacitor is forwarded only to the chip. A larger capacitor value has to be chosen if the power source sink a current.



3.3.3 On-Chip Oscillator Characteristics

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 23 provides the characteristics of the 64 MHz clock output from the digital controlled oscillator, DCO1 in XMC1300.

Table 23 64 MHz DCO1 Characteristics (Operating Conditions apply)

					• •	_	
Parameter	Syml	bol	Lir	nit Val	ues	Unit	Test Conditions
				Тур.	Max.		
Nominal frequency	f_{NOM}	СС	_	64	_	MHz	under nominal conditions ¹⁾ after trimming
Accuracy ²⁾	Δf_{LT}	CC	-1.7	_	3.4	%	with respect to $f_{NOM}(typ)$, over temperature ($T_A = 0$ °C to 85 °C)
			-3.9	_	4.0	%	with respect to $f_{NOM}(typ)$, over temperature $(T_A = -40 ^{\circ}\text{C to } 105 ^{\circ}\text{C})$

¹⁾ The deviation is relative to the factory trimmed frequency at nominal $V_{\rm DDC}$ and $T_{\rm A}$ = + 25 °C.

The accuracy can be further improved through alternative methods, refer to XMC1000 Oscillator Handling Application Note.



Figure 20 shows the typical curves for the accuracy of DCO1, with and without calibration based on temperature sensor, respectively.




Figure 20 Typical DCO1 accuracy over temperature

Table 24 provides the characteristics of the 32 kHz clock output from digital controlled oscillators, DCO2 in XMC1300.

Table 24 32 kHz DCO2 Characteristics (Operating Conditions apply)

Parameter	Symbo	l Li	Limit Values			Test Conditions	
		Min.	Тур.	Max.			
Nominal frequency	f_{NOM} C	C –	32.75	_	kHz	under nominal conditions ¹⁾ after trimming	
Accuracy	∆f _{LT} C	C -1.7	_	3.4	%	with respect to $f_{\text{NOM}}(\text{typ})$, over temperature (0 °C to 85 °C)	
		-3.9	_	4.0	%	with respect to $f_{\text{NOM}}(\text{typ})$, over temperature (-40 °C to 105 °C)	

¹⁾ The deviation is relative to the factory trimmed frequency at nominal $V_{\rm DDC}$ and $T_{\rm A}$ = + 25 °C.



3.3.4 Serial Wire Debug Port (SW-DP) Timing

The following parameters are applicable for communication through the SW-DP interface.

Table 25 SWD Interface Timing Parameters(Operating Conditions apply)

Parameter	Symbol		Values	i	Unit	Note /
		Min.	Тур.	Max.		Test Condition
SWDCLK high time	t1 SR	50	-	500000	ns	_
SWDCLK low time	t ₂ SR	50	-	500000	ns	_
SWDIO input setup to SWDCLK rising edge	t3 SR	10	_	_	ns	-
SWDIO input hold after SWDCLK rising edge	t ₄ SR	10	_	_	ns	-
SWDIO output valid time	t ₅ CC	_	-	68	ns	C _L = 50 pF
after SWDCLK rising edge		_	_	62	ns	C _L = 30 pF
SWDIO output hold time from SWDCLK rising edge	t ₆ CC	4	_	_	ns	




Figure 21 SWD Timing



3.3.5 SPD Timing Requirements

The optimum SPD decision time between 0_B and 1_B is 0.75 μ s. With this value the system has maximum robustness against frequency deviations of the sampling clock on tool and on device side. However it is not always possible to exactly match this value with the given constraints for the sample clock. For instance for a oversampling rate of 4, the sample clock will be 8 MHz and in this case the closest possible effective decision time is 5.5 clock cycles (0.69 μ s).

Table 26 Optimum Number of Sample Clocks for SPD

Sample Freq.	Sampling Factor		Sample Clocks 1 _B	Effective Decision Time ¹⁾	Remark
8 MHz	4	1 to 5	6 to 12	0.69 µs	The other closest option (0.81 µs) for the effective decision time is less robust.

¹⁾ Nominal sample frequency period multiplied with 0.5 + (max. number of 0_R sample clocks)

For a balanced distribution of the timing robustness of SPD between tool and device, the timing requirements for the tool are:

- Frequency deviation of the sample clock is +/- 5%
- Effective decision time is between 0.69 μs and 0.75 μs (calculated with nominal sample frequency)



3.3.6 Peripheral Timings

Note: These parameters are not subject to production test, but verified by design and/or characterization.

3.3.6.1 Synchronous Serial Interface (USIC SSC) Timing

The following parameters are applicable for a USIC channel operated in SSC mode. *Note: Operating Conditions apply.*

Table 27 USIC SSC Master Mode Timing

Parameter	Symbo	I	Value	S	Unit	
		Min.	Тур.	Тур. Мах.		Test Condition
SCLKOUT master clock period	t _{CLK} CC	62.5	-	_	ns	
Slave select output SELO active to first SCLKOUT transmit edge	t ₁ CC	80	_	-	ns	
Slave select output SELO inactive after last SCLKOUT receive edge	t ₂ CC	0	_	-	ns	
Data output DOUT[3:0] valid time	t ₃ CC	-10	-	10	ns	
Receive data input DX0/DX[5:3] setup time to SCLKOUT receive edge	t ₄ SR	80	_	-	ns	
Data input DX0/DX[5:3] hold time from SCLKOUT receive edge	t ₅ SR	0	_	-	ns	



Table 28 USIC SSC Slave Mode Timing

Parameter	Symbol			Values	5	Unit	Note /
			Min.	Тур.	Max.		Test Condition
DX1 slave clock period	t_{CLK}	SR	125	-	_	ns	
Select input DX2 setup to first clock input DX1 transmit edge ¹⁾	t ₁₀	SR	10	_	-	ns	
Select input DX2 hold after last clock input DX1 receive edge ¹⁾	t ₁₁	SR	10	_	-	ns	
Receive data input DX0/DX[5:3] setup time to shift clock receive edge ¹⁾	t ₁₂	SR	10	_	-	ns	
Data input DX0/DX[5:3] hold time from clock input DX1 receive edge ¹⁾	t ₁₃	SR	10	_	_	ns	
Data output DOUT[3:0] valid time	t ₁₄	СС	-	-	80	ns	

¹⁾ These input timings are valid for asynchronous input signal handling of slave select input, shift clock input, and receive data input (bits DXnCR.DSEN = 0).






Figure 22 USIC - SSC Master/Slave Mode Timing

Note: This timing diagram shows a standard configuration, for which the slave select signal is low-active, and the serial clock signal is not shifted and not inverted.



3.3.6.2 Inter-IC (IIC) Interface Timing

The following parameters are applicable for a USIC channel operated in IIC mode.

Note: Operating Conditions apply.

Table 29 USIC IIC Standard Mode Timing¹⁾

Parameter	Symbol		Values		Unit	Note /
		Min.	Тур.	Max.		Test Condition
Fall time of both SDA and SCL	t ₁ CC/SR	-	-	300	ns	
Rise time of both SDA and SCL	t ₂ CC/SR	-	-	1000	ns	
Data hold time	t ₃ CC/SR	0	-	-	μs	
Data set-up time	t ₄ CC/SR	250	-	-	ns	
LOW period of SCL clock	t ₅ CC/SR	4.7	-	-	μs	
HIGH period of SCL clock	t ₆ CC/SR	4.0	-	-	μs	
Hold time for (repeated) START condition	t ₇ CC/SR	4.0	-	-	μs	
Set-up time for repeated START condition	t ₈ CC/SR	4.7	-	-	μs	
Set-up time for STOP condition	t ₉ CC/SR	4.0	-	-	μs	
Bus free time between a STOP and START condition	t ₁₀ CC/SR	4.7	-	-	μs	
Capacitive load for each bus line	$C_{b}SR$	-	-	400	pF	

¹⁾ Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.



Table 30 USIC IIC Fast Mode Timing¹⁾

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Fall time of both SDA and SCL	t ₁ CC/SR	20 + 0.1*C _b	-	300	ns	
Rise time of both SDA and SCL	t ₂ CC/SR	20 + 0.1*C _b	-	300	ns	
Data hold time	t ₃ CC/SR	0	-	-	μs	
Data set-up time	t ₄ CC/SR	100	-	-	ns	
LOW period of SCL clock	t ₅ CC/SR	1.3	-	-	μs	
HIGH period of SCL clock	t ₆ CC/SR	0.6	-	-	μs	
Hold time for (repeated) START condition	t ₇ CC/SR	0.6	-	-	μs	
Set-up time for repeated START condition	t ₈ CC/SR	0.6	-	-	μs	
Set-up time for STOP condition	t ₉ CC/SR	0.6	-	-	μs	
Bus free time between a STOP and START condition	t ₁₀ CC/SR	1.3	-	-	μs	
Capacitive load for each bus line	C _b SR	-	-	400	pF	

¹⁾ Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.

²⁾ C_b refers to the total capacitance of one bus line in pF.






Figure 23 USIC IIC Stand and Fast Mode Timing

3.3.6.3 Inter-IC Sound (IIS) Interface Timing

The following parameters are applicable for a USIC channel operated in IIS mode. $\label{eq:using_parameters}$

Note: Operating Conditions apply.

Table 31 USIC IIS Master Transmitter Timing

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Clock period	t ₁ CC	$2/f_{MCLK}$	-	-	ns	$V_{DDP} \geq 3 \; V$
		$4/f_{MCLK}$	-	-	ns	$V_{DDP}\!<\!3\;V$
Clock HIGH	t ₂ CC	0.35 x	-	-	ns	
		t_{1min}				
Clock Low	t ₃ CC	0.35 x	-	-	ns	
		t_{1min}				
Hold time	t ₄ CC	0	-	-	ns	
Clock rise time	t ₅ CC	-	-	0.15 x	ns	
				t_{1min}		






Figure 24 USIC IIS Master Transmitter Timing

Table 32 USIC IIS Slave Receiver Timing

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Clock period	t ₆ SR	$4/f_{MCLK}$	-	-	ns	
Clock HIGH	t7 SR	0.35 x t _{6min}	-	-	ns	
Clock Low	t8 SR	0.35 x t ₆ min	-	-	ns	
Set-up time	t9 SR	0.2 x t ₆ min	-	-	ns	
Hold time	<i>t</i> 10 SR	10	-	-	ns	




Figure 25 USIC IIS Slave Receiver Timing



4 Package and Reliability

The XMC1300 is a member of the XMC1000 Family of microcontrollers. It is also compatible to a certain extent with members of similar families or subfamilies.

Each package is optimized for the device it houses. Therefore, there may be slight differences between packages of the same pin-count but for different device types. In particular, the size of the exposed die pad may vary.

If different device types are considered or planned for an application, it must be ensured that the board layout fits all packages under consideration.

4.1 Package Parameters

Table 33 provides the thermal characteristics of the packages used in XMC1300.

Table 33 Thermal Characteristics of the Packages

Parameter	Symbol	Limit Values		Unit	Package Types
		Min.	Max.		
Exposed Die Pad Dimensions	Ex × Ey	-	2.7 × 2.7	mm	PG-VQFN-24-19
	CC	-	3.7 × 3.7	mm	PG-VQFN-40-13
Thermal resistance Junction-Ambient	$R_{\Theta \sf JA}$ CC	-	104.6	K/W	PG-TSSOP-16-8 ¹⁾
		-	83.2	K/W	PG-TSSOP-28-16 ¹⁾
		-	70.3	K/W	PG-TSSOP-38-9 ¹⁾
		-	46.0	K/W	PG-VQFN-24-19 ¹⁾
		-	38.4	K/W	PG-VQFN-40-13 ¹⁾

¹⁾ Device mounted on a 4-layer JEDEC board (JESD 51-5); exposed pad soldered.

Note: For electrical reasons, it is required to connect the exposed pad to the board ground $V_{\rm SSP}$, independent of EMC and thermal requirements.

4.1.1 Thermal Considerations

When operating the XMC1300 in a system, the total heat generated in the chip must be dissipated to the ambient environment to prevent overheating and the resulting thermal damage.

The maximum heat that can be dissipated depends on the package and its integration into the target board. The "Thermal resistance $R_{\Theta JA}$ " quantifies these parameters. The power dissipation must be limited so that the average junction temperature does not exceed 115 °C.



XMC1300 AB-Step XMC1000 Family

Package and Reliability

The difference between junction temperature and ambient temperature is determined by $\Delta T = (P_{\text{INT}} + P_{\text{IOSTAT}} + P_{\text{IODYN}}) \times R_{\Theta,\text{IA}}$

The internal power consumption is defined as

 $P_{\mathsf{INT}} = V_{\mathsf{DDP}} \times I_{\mathsf{DDP}}$ (switching current and leakage current).

The static external power consumption caused by the output drivers is defined as

$$P_{\mathsf{IOSTAT}} = \Sigma ((V_{\mathsf{DDP}}\text{-}V_{\mathsf{OH}}) \times I_{\mathsf{OH}}) + \Sigma (V_{\mathsf{OL}} \times I_{\mathsf{OL}})$$

The dynamic external power consumption caused by the output drivers (P_{IODYN}) depends on the capacitive load connected to the respective pins and their switching frequencies.

If the total power dissipation for a given system configuration exceeds the defined limit, countermeasures must be taken to ensure proper system operation:

- Reduce V_{DDP} , if possible in the system
- · Reduce the system frequency
- · Reduce the number of output pins
- Reduce the load on active output drivers

Data Sheet 71 V2.0, 2017-10



4.2 Package Outlines




Figure 26 PG-TSSOP-38-9






Figure 27 PG-TSSOP-28-16






Figure 28 PG-TSSOP-16-8






Figure 29 PG-VQFN-24-19






Figure 30 PG-VQFN-40-13

All dimensions in mm.



Quality Declaration

5 Quality Declaration

Table 34 shows the characteristics of the quality parameters in the XMC1300.

Table 34 Quality Parameters

Parameter	Symbol	Limit Va	alues	Unit	Notes
		Min.	Max.		
ESD susceptibility according to Human Body Model (HBM)	V _{HBM} SR	-	2000	V	Conforming to EIA/JESD22- A114-B
ESD susceptibility according to Charged Device Model (CDM) pins	V_{CDM} SR	-	500	V	Conforming to JESD22-C101-C
Moisture sensitivity level	MSL CC	-	3	-	JEDEC J-STD-020D
Soldering temperature	T _{SDR} SR	-	260	°C	Profile according to JEDEC J-STD-020D

www.infineon.com

Published by Infineon Technologies AG