Skip to content
No description or website provided.
Verilog
Branch: master
Clone or download
Latest commit 17bf740 Oct 27, 2016

README.md

Mini-CPU

Based on PIC16F5X-MCU Instruction set

Architecture

image

Complete

  • ALU8.v
  • Adder8.v
  • Data_RAM.v
  • Decoder.v
  • Logic8.v
  • Prog_ROM.v
  • Seqnc.v
  • Shift8.v
  • Stack.v
  • Throu8.v
  • Reg_File.v
  • Reg_Misc.v
  • PIC16F54.v
  • Reg_Misc.v

Tested

  • UART_rx.v
  • UART_tx.v
  • Decoder.v
  • Stack.v
  • Adder8.v
  • Shift8.v
  • Logic8.v
  • Throu8.v
  • ALU8.v

File Hierarchy

  • PIC16F54
    • Seqnc
    • Stack
    • Prog_ROM
    • Decoder
    • Reg_File
      • Data_RAM
    • ALU8
      • Throu8
      • Shift8
      • Logic8
      • Adder8
    • Reg_Misc
You can’t perform that action at this time.