Introduction to Digital Logic Design Lab EECS 31L


Lab 5 : Single Cycle Processor


Alex(a) Danielian 89869346


13 March 2022

1 Objective

The objective of this lab is to design a RISC-V Single Cycle Processor. The RegFile, InstMem, FlipFlop, ImmGen, Mux, ALU, DataMem, Datapath, Controller, ALUController, and processor block diagrams are defined below:







2 Procedure

The procedure of creating these elements is explained as follows:

DATAPATH:

Assign both output wires to their respective data from the register index

When there is a reset signal detected, we clear all registers.

On rising clock signal,

if reset is not detected and write_en is on
 write the data into the register index

The ImmGen module is straightforward. Upon receiving an instruction code, we return the Imm portion of the code depending on the sequence of the last seven bits.

```
0000011: if MSB = 1: return {20{1'b1}} else, return
20'b0, InstCode[31:20]
0010011: if MSB = 1: return {20{1'b1}} else, return
```

20'b0,InstCode[31:20]

0100011: if MSB = 1: return {20{1'b1}} else, return
20'b0,InstCode[31:25+11:7]

0010111: return InstCode[31:12], 12'b0

Default: return 0

The Mux will be converted to handle 32 bit data, given D1, D0, and a select bit, S:

If S = 1, return D1
Else return D0

ALU selections were programmed using the following logic:

```
Overflow = 0; Carry Out = 0;
AND: ALU Result = A in & B in;
          ALU_Result = A_in | B_in;
OR:
NOR: ALU_Result = \sim(A_in|B_in);
ADD: ALU Result = $signed ( A in ) + $signed ( B in );
     temp = \{1'b0, A in\} + \{1'b0, B in\};
     Carry Out = temp [32];
     Overflow = ( A in [31] & B in [31] & ~ ALU Out [31]) |
     33 (~ A in [31] & ~ B in [31] & ALU Out [31]) ? 1'b1 : 1'b0;
SUB: ALU_Result = $signed ( A_in ) - $signed ( B_in );
     twos com = \sim( B in ) + 1'b1;
     Overflow = ( A_in [31] & twos_com [31] & ~ ALU_Out [31]) |
                (~ A_in [31] & ~ twos_com [31] & ALU_Out [31])
                ? 1'b1 : 1'b0;
EQ: ALU Result = ( A in == B in ) ? 32 ' d1: 32' d0;
     ALU ( $signed ( A in ) < $signed ( B in ))?32 ' d1:32' d0;
After the case, zero flag is calculated:
assign Zero = ALU_Result == 0;
```

DataMem is our internal memory. Like InstMem, it holds data and can write data within itself given the right instructions.

If MemRead is ON

Output the read data

If MemWrite is ON

Write the data from the bus into the address

Finally, the Datapath.

The Datapath links all our modules together with wires/buses.

The FlipFlop helps us increment and reset the pc counter.

The pc counter output from the FF is inputted int the InstMem read addr port

The output instruction from the counter address is passed into

[6:0] => opcode

[14:12] => funct3

[31:25] => funct7

[31:0] => ImmGen Input (InstrCode)

[19:15] => RegFile Read Address 1

[24:20] => RegFile Read Address 2

[11:7] => RegFile Write Address

The RegFile Takes the above inputs, as well as:

WriteBack_Data wire from the MemtoReg output
Reset, Clock, RegFile Write Signal

And given the write/read code, it will output:

Reg Read Data 1 -> Reg1 wire

Reg Read Data 2 -> Reg2 wire

The RegFile Mux then takes inputs from the ImmGen and RegFile Data 2 bus:

Inputs: Reg2 wire

ExtImm (ImmOut)

Alu_src (selector)

To output the designated signal as SrcB

The ALU then plays the part of taking in inputs of:

Inputs: Reg1

SrcB

Alu control code

To form the output Result into data bus ALU_Result[8:0]

The second to last module in the sequence is the DataMem module. This module takes in inputs of:

Inputs: Address from ALU_Result[8:0]

WriteData from the Reg2 bus

MemWrite, MemRead signals

And if told to write

will write Reg2 into
Memory[ALU_Result[8:0]]

if told to read

will output Memory[ALU_Result[8:0]]
 into the DataMem read bus

At Last, our DMem Mux, uses the:


MemToReg signal as a selector

DataMem_read as D1

ALU_Result as D0

To select an output to send in the WriteBack_Data bus, which gets inputted back into the RegFile as Reg Write Data.

The Waveform that we observe at the





																			420 00
Name	Value	240.000	ns	260.000	ns	280.000		300.000	ns	320.000	ns	340.000	ns	360.000		380.000	ns	400.000	
> 💆 opcode[6:0]	XX	33					13								23		03	XX	
> ₩ funct7[6:0]	XX	00					2	26	4	6		2	26		X		01		xx
♥ funct3[2:0]	Χ	6	:	2		4	X	7	X	5		2	X .	4	X		2		х
♥ alu_result[31:0]	XXXXXXX	000	0000	0001	ffff	fff4	0000	04d2	ffff	£8d7	0000	0001	ffff	fb2c	X	0000	00030		xxx
▼ R_TYPE[6:0]	33		33																
₩ LW[6:0]	03	03																	
▼ SW[6:0]	23	23																	
■ RTypel[6:0]	13									1	3								
₩ clk	1																		
 reset	0																		
i g_wrt_en	X																		
■ rg_wrt_addr[4:0]	XX	0Ъ	0	С	С	d	C)e	0	f	1	.0	1	1	X :	10		0c	xx
■ rg_rd_addr1[4:0]	XX		03		06		09		0Ъ		0d		08		00		00		xx
■ rg_rd_addr2[4:0]	XX		04		07		3		13		1		12		0ъ			10	xx
♥ 1 rg_wrt_data[31:0]	XXXXXXX	000	000 00000001		fffffff4		000004d2		fffff8d7		00000001		fffffb2c		00000030		000	00005	xxx
■ rg_rd_data1[31:0]	XXXXXXX	0000004		8000000		fffffffe		00000005		fffffff4		00000003		00000		00000		xxx	
♥ rg_rd_data2[31:0]	XXXXXXX	00000005		оооооооь		Ý.		0000		0000				00000005		000	00001	xxx	
▼ register_file[31:0][31:0]	00000000,000	000 00000000,0 00000		0000000	0,0	. 00000000,0		00000000,0		00000000,0		00000000,0		00000000,00000000,0000000		000	000		
₩i[31:0]	XXXXXXX						1		1	xxxx	XXXX		T		1				-

Name	Value	180.000	ns 200.000	ns 220.000	ns 240.000	ns 260.000	ns 280.000	ns 300.000	ns 320.000	ns 340.000	ns 360.000 n	
> V opcode[6:0]	XX				33	13						
> 💆 funct7[6:0]	XX	00 20			C	10		26	46	. 2	:6	
> 😽 funct3[2:0]	Χ		0	7	6	2	4	7	6	2	4	
> 💆 alu_result[31:0]	XXXXXXX	000	fffffffe	00000000	00000005	00000001	fffffff4	000004d2	fffff8d7	00000001	fffffb2c	
> • R_TYPE[6:0]	33						33					
> V LW[6:0]	03						03					
> ₩SW[6:0]	23						23					
> W RTypel[6:0]	13						13					
₩ clk	1											
i reset	0											
₩ rg_wrt_en	X											
> 🗺 rg_wrt_addr[4:0]	XX	08	09	0a	0b	0c	0d	0e	0f	10	11	
> 🖬 rg_rd_addr1[4:0]	XX	01	08	02	C	3	06	09	0Ь	0d	08	
> * rg_rd_addr2[4:0]	XX	02	04	03	03 0		07	1	3		12	
> 🕶 rg_wrt_data[31:0]	XXXXXXX	000	fffffffe	00000000	00000005	00000001	fffffff4	00000442	fffff8d7	00000001	fffffb2c	
> 🖬 rg_rd_data1[31:0]	XXXXXXX	000	00000003	00000002	0000004		00000008	fffffffe	00000005	fffffff4	00000003	
> !!! rg_rd_data2[31:0]	XXXXXXX	000	00000005	00000004 0000		0005	оооооооь	0000		0000		
> * register_file[31:0][31:0]	00000000,000	000	00000000,0	00000000,000000	00,0000000	00000000,0	00000000,0	00000000,0	00000000,0	00000000,0	00000000,0	
> ™ i[31:0]	XXXXXXX						xxxxxxx	XXXXX				

Processor

```
On each rising clock signal:
    The datapath will output:
         OPCODE
         FUNCT3
         FUNCT7
Which will feed into the input busses of:
Opcode -> Controller
              In which case: the controller will output
              MemtoReg = (Opcode == 7'b0000011) ? 1'b1 : 1'b0;
              MemWrite = (Opcode == 7'b0100011) ? 1'b1 : 1'b0;
              MemRead = (Opcode == 7'b0000011) ? 1'b1 : 1'b0;
              ALUSrc = (0pcode == 7'b0110011) ? 1'b0 : 1'b1;
              RegWrite = (Opcode == 7'b0100011) ? 1'b0 : 1'b1;
              ALUOp[1] = &Opcode[5:4];
              ALUOp[0] = \sim Opcode[4];
Funct3 -> ALUController
Funct7 -> ALUController
Controller -> ALUOp -> ALUController
    In which case: the ALU controller will output
assign Operation[0] = (Funct3 == 3'b110) ||
(Funct3 == 3'b010 && (ALUOp == 2'b00 | ALUOp == 2'b10))
     ? 1'b1 : 1'b0;
assign Operation[1] = (Funct3 == 3'b000) || (Funct3 == 3'b010)
    ? 1'b1 : 1'b0;
```

This is parallel to what the table given in the manual described:

	Funct7	Funct3	ALUop	Operation					
AND	0000000	111	10	0	0	0	0		
OR	0000000	110	10	0	0	0	1		
NOR	0000000	100	10	1	1	0	0		
SLT	0000000	010	10	0	1	1	1		
ADD	0000000	000	10	0	0	1	0		
SUB	0100000	000	10	0	1	1	0		
ANDI	-	111	00	0	0	0	0		
ORI	-	110	00	0	0	0	1		
NORI	-	100	00	1	1	0	0		
SLTI	-	010	00	0	1	1	1		
ADDI	-	000	00	0	0	1	0		
LW	-	010	01	0	0	1	0		
SW	-	010	01	0	0	1	0		

Afterwards, the values of MemtoReg, MemWrite, MemRead, ALUSrc, and RegWrite (from the Controller) and the 4 bit Operation code (from the ALUController) are fed back into their respective Datapath input busses in order to output the datapath Result and start the next instruction at the rising clock signal.

