

# Introduction to Digital Logic Design Lab

## EECS 31L

### Lab 5 : Single Cycle Processor


Alex(a) Danielian

89869346

13 March 2022

## 1 Objective

The objective of this lab is to design a RISC-V Single Cycle Processor. The RegFile, InstrMem, FlipFlop, ImmGen, Mux, ALU, DataMem, Datapath, **Controller**, **ALUController**, and **processor** block diagrams are defined below:





## 2 Procedure

The procedure of creating these elements is explained as follows:

DATAPATH:

**Assign both output wires to their respective data from the register index**

When there is a reset signal detected, we clear all registers.

On rising clock signal,

    if reset is not detected and write\_en is on  
        write the data into the register index

**The ImmGen module is straightforward. Upon receiving an instruction code, we return the Imm portion of the code depending on the sequence of the last seven bits.**

0000011: if MSB = 1: return {20{1'b1}} else, return 20'b0, InstCode[31:20]

0010011: if MSB = 1: return {20{1'b1}} else, return 20'b0, InstCode[31:20]

0100011: if MSB = 1: return {20{1'b1}} else, return 20'b0, InstCode[31:25+11:7]

0010111: return InstCode[31:12], 12'b0

Default: return 0

The Mux will be converted to handle 32 bit data, given D1, D0, and a select bit, S:

If S = 1, return D1  
Else return D0

ALU selections were programmed using the following logic:

Overflow = 0; Carry\_Out = 0;

AND: ALU\_Result = A\_in & B\_in;

OR: ALU\_Result = A\_in | B\_in;

NOR: ALU\_Result = ~(A\_in|B\_in);

ADD: ALU\_Result = \$signed ( A\_in ) + \$signed ( B\_in );  
temp = {1'b0 , A\_in } + {1'b0 , B\_in };  
Carry\_Out = temp [32];  
Overflow = ( A\_in [31] & B\_in [31] & ~ ALU\_Out [31]) |  
33 (~ A\_in [31] & ~ B\_in [31] & ALU\_Out [31]) ? 1'b1 : 1'b0;

SUB: ALU\_Result = \$signed ( A\_in ) - \$signed ( B\_in ) ;  
twos\_com = ~( B\_in ) + 1'b1;  
Overflow = ( A\_in [31] & twos\_com [31] & ~ ALU\_Out [31]) |  
(~ A\_in [31] & ~ twos\_com [31] & ALU\_Out [31])  
? 1'b1 : 1'b0;

EQ: ALU\_Result = ( A\_in == B\_in ) ? 32 ' d1: 32' d0;

LT: ALU\_( \$signed ( A\_in ) < \$signed ( B\_in ))?32 ' d1:32' d0;

After the case, zero flag is calculated:

assign Zero = ALU\_Result == 0;

**DataMem is our internal memory. Like InstMem, it holds data and can write data within itself given the right instructions.**

If MemRead is ON

Output the read data

If MemWrite is ON

Write the data from the bus into the address

**Finally, the Datapath.**

**The Datapath links all our modules together with wires/buses.**

The FlipFlop helps us increment and reset the pc counter.

The pc counter output from the FF is inputted into the InstMem read addr port

The output instruction from the counter address is passed into

[6:0] => opcode

[14:12] => funct3

[31:25] => funct7

[31:0] => ImmGen Input (InstrCode)

[19:15] => RegFile Read Address 1

[24:20] => RegFile Read Address 2

[11:7] => RegFile Write Address

The RegFile Takes the above inputs, as well as:

WriteBack\_Data wire from the MemtoReg output

Reset, Clock, RegFile Write Signal

And given the write/read code, it will output:

Reg Read Data 1 -> Reg1 wire

Reg Read Data 2 -> Reg2 wire

The RegFile Mux then takes inputs from the ImmGen and RegFile Data 2 bus:

Inputs: Reg2 wire

ExtImm (ImmOut)

Alu\_src (selector)

To output the designated signal as SrcB

The ALU then plays the part of taking in inputs of:

Inputs: Reg1

SrcB

Alu control code

To form the output Result into data bus

ALU\_Result[8:0]

The second to last module in the sequence is the DataMem module. This module takes in inputs of:

Inputs: Address from ALU\_Result[8:0]

WriteData from the Reg2 bus

MemWrite, MemRead signals

And if told to write

will write Reg2 into

Memory[ALU\_Result[8:0]]

if told to read

will output Memory[ALU\_Result[8:0]]

into the DataMem\_read bus

At Last, our DMem Mux, uses the:


MemToReg signal as a selector


DataMem\_read as D1

ALU\_Result as D0



To select an output to send in the WriteBack\_Data bus, which gets inputted back into the RegFile as Reg Write Data.

The Waveform that we observe at the











## Processor

On each rising clock signal:

The datapath will output:

OPCODE

FUNCT3

FUNCT7

Which will feed into the input busses of:

Opcode -> Controller

In which case: the controller will output

```
MemtoReg = (Opcode == 7'b0000011) ? 1'b1 : 1'b0;
MemWrite = (Opcode == 7'b0100011) ? 1'b1 : 1'b0;
MemRead  = (Opcode == 7'b0000011) ? 1'b1 : 1'b0;
ALUSrc   = (Opcode == 7'b0110011) ? 1'b0 : 1'b1;
RegWrite = (Opcode == 7'b0100011) ? 1'b0 : 1'b1;
ALUOp[1] = &Opcode[5:4];
ALUOp[0] = ~Opcode[4];
```

Funct3 -> ALUController

Funct7 -> ALUController

Controller -> ALUOp -> ALUController

In which case: the ALU controller will output

```
assign Operation[0] = (Funct3 == 3'b110) ||
(Funct3 == 3'b010 && (ALUOp == 2'b00 || ALUOp == 2'b10))
    ? 1'b1 : 1'b0;
assign Operation[1] = (Funct3 == 3'b000) || (Funct3 == 3'b010)
    ? 1'b1 : 1'b0;
```

```

assign Operation[2] = ((ALUOp == 2'b10) &&
    (Funct3 == 3'b100 || Funct3 == 3'b010) &&
    (|Funct7 == 1'b0)) || ((Funct7[5] == 1'b1) &&
    (Funct3 == 3'b000) && (ALUOp == 2'b10)) ||
    ((ALUOp == 2'b00) && (Funct3 == 3'b100 || Funct3 == 3'b010))
    ? 1'b1 : 1'b0;

assign Operation[3] = (Funct3 == 3'b100) ? 1'b1 : 1'b0;

```

This is parallel to what the table given in the manual described:

	Funct7	Funct3	ALUOp	Operation			
AND	0000000	111	10	0	0	0	0
OR	0000000	110	10	0	0	0	1
NOR	0000000	100	10	1	1	0	0
SLT	0000000	010	10	0	1	1	1
ADD	0000000	000	10	0	0	1	0
SUB	0100000	000	10	0	1	1	0
ANDI	-	111	00	0	0	0	0
ORI	-	110	00	0	0	0	1
NORI	-	100	00	1	1	0	0
SLTI	-	010	00	0	1	1	1
ADDI	-	000	00	0	0	1	0
LW	-	010	01	0	0	1	0
SW	-	010	01	0	0	1	0

Afterwards, the values of MemtoReg, MemWrite, MemRead, ALUSrc, and RegWrite (from the Controller) and the 4 bit Operation code (from the ALUController) are fed back into their respective Datapath input busses in order to output the datapath Result and start the next instruction at the rising clock signal.

