

BJUT Student ID:

# Beijing-Dublin International College



### SEMESTER II FINAL EXAMINATION - 2016/2017

## School of Computer Science

COMP2007J: Principles of Computer Organisation

Prof. Pádraig Cunningham Dr. Catherine Mooney\*

Time Allowed: 120 minutes

#### Instructions for Candidates

Candidates must answer any two questions worth 50 marks each. The candidate must clearly identify which two 50 mark questions are to be graded, otherwise the first two will be graded only. The distribution of marks (in brackets) shown as a percentage gives an approximate indication of the relative importance of each part of the question.

Answers are to be supplied in this exam paper in the boxes provided below each question. Candidates may use rough paper.

I have read and clearly understand the Examination Rules of both Beijing University of Technology
and University College Dublin. I am aware of the Punishment for Violating the Rules of Beijing
University of Technology and/or University College Dublin. I hereby promise to abide by the
relevant rules and regulations by not giving or receiving any help during the exam. If caught
violating the rules, I accept the punishment thereof.
Honesty Pledge: (Signature)

UCD Student ID:

#### Instructions for Invigilators

Score Obtained

$\sim$		-
( )	uestio	m I.
· •	uesuio	, 11 1.

Computer	Function	Instruction	Cycle	and	Interrus	ate
Computer	runction,	Instruction	Cycle	anu	interrup	ノしち

(a)	List and briefly describe the four main functions of a computer.	(5 marks)
(b)	The processor instruction cycle is typically made up of the $fetch$ $cycle$ $a$	and the execute
(0)	I Did I i I fill I I I I I I I I I I I I I I I I I I	
	cycle. Briefly explain each of these. Include a diagram.	$(10  \mathrm{marks})$
<i>(</i> )		/~ 1 )
(c)	What is an <i>interrupt</i> ? List the four most common types of interrupts.	(5 marks)

(d) The initial state of a von Neumann computer is shown in Table 1 (all data is shown as hexadecimal values). Available opcodes are shown in Table 2.

Address	Data
000	100F
001	200D
002	100E
003	200F
004	100D
005	200E
006	43D8
007	EA29
008	0F69
009	6CDD
00A	2BE5
00B	AF15
00C	2004
00D	0007
00E	71DC
00F	D0E0
•••	

Table 1: The initial state of a von Neumann computer.

Opcode	Instruction
1	Load Accumulator (AC) from memory
2	Store AC to memory
3	Add to AC from memory
4	Jump to address (store address in Program Counter)

Table 2: Available opcodes

(i) Using the table below, show the state of the registers for 6 iterations of the instruction cycle.

 ${\bf Semester~II}$ 

(12 marks)

	0	0	0	Program Counter (PC)
1				Accumulator (AC)
				Instruction Register (IR)
				Program Counter (PC)
2				Accumulator (AC)
				Instruction Register (IR)
				Program Counter (PC)
3				Accumulator (AC)
				Instruction Register (IR)
				Program Counter (PC)
4				Accumulator (AC)
				Instruction Register (IR)
				Program Counter (PC)
5				Accumulator (AC)
				Instruction Register (IR)
				Program Counter (PC)
6				Accumulator (AC)
				Instruction Register (IR)

(ii) Show the state of memory at the end of the 6th iteration in the table below.

(3 marks)

Address	Data
000	
001	
002	
003	
004	
005	
006	
007	
008	
009	
00A	
00B	
00C	
00D	
00E	
00F	

(iii)	What is the purpose of this program?	(5 marks)

(e) Consider a system that supports multiple interrupts based on priority. The priority of devices is as follows (higher numbers mean higher priority):

Semester II

• Printer: 2

• Communications: 3

Disk: 4Scanner: 5

A user program begins at time t=0. The following interrupts occur (we assume that each interrupt handler runs for 10 units of time. e.g. if a handler begins at t=10, it will finish at t=20).

- $\bullet$  t=5 Communications
- t=10 Printer
- t=12 Scanner
- $\bullet~t\!=\!\!20$ Disk

Draw a time sequence diagram to show how these interrupts are handled. must show the time that each interrupt begins and ends.	The diagram (10 marks)

(Total 50 marks)

Score Obtained

## Question 2:

## Internal Memory

Traditional RAM (DRA	AM). Describe	s what is inean	o by agriculture .		c a aragram.
					(6 mar
					,
Describe w	hat is meant l	by "static" RAN	M. Include a dia	gram.	(6 mar
Describe wh	hat is meant l	by "static" RAN	M. Include a dia	gram.	(6 mar
Describe w	hat is meant l	by "static" RAI	M. Include a dia	gram.	(6 mar
Describe wl	hat is meant l	by "static" RAN	M. Include a dia	gram.	(6 mar
Describe wh	hat is meant l	by "static" RAN	M. Include a dia	gram.	(6 mar
Describe w	hat is meant l	by "static" RAI	M. Include a dia	gram.	(6 mar
Describe wl	hat is meant l	by "static" RAN	M. Include a dia	gram.	(6 mar
Describe w	hat is meant l	by "static" RAN	M. Include a dia	gram.	(6 mar
Describe w	hat is meant l	by "static" RAN	M. Include a dia	gram.	(6 mar
Describe w	hat is meant l	by "static" RAN	M. Include a dia	gram.	(6 mar
Describe w	hat is meant l	by "static" RAI	M. Include a dia	gram.	(6 mar
Describe w	hat is meant l	by "static" RAN	M. Include a dia	gram.	(6 mar
Describe w	hat is meant l	by "static" RAN	M. Include a dia	gram.	(6 mar
Describe w	hat is meant l	by "static" RAN	M. Include a dia	gram.	(6 mar
Describe w	hat is meant l	by "static" RAI	M. Include a dia	gram.	(6 mar
Describe w	hat is meant l	by "static" RAI	M. Include a dia	gram.	(6 mar
Describe w	hat is meant l	by "static" RAN	M. Include a dia	gram.	(6 mar
Describe w	hat is meant l	by "static" RAN	M. Include a dia	gram.	(6 mar
Describe w	hat is meant l	by "static" RAN	M. Include a dia	gram.	(6 mar
Describe w	hat is meant l	by "static" RAI	M. Include a dia	gram.	(6 mar
Describe w	hat is meant l	by "static" RAI	M. Include a dia	gram.	(6 mar
Describe w	hat is meant l	by "static" RAN	M. Include a dia	gram.	(6 mar
Describe wl	hat is meant l	by "static" RAN	M. Include a dia	gram.	(6 mar
Describe w	hat is meant l	by "static" RAN	M. Include a dia	gram.	(6 mar

(c) Using the table below, compare Static RAM (SRAM) and Dynamic RAM (DRAM) in terms of speed, size, cost and what they are most commonly used for. (8 marks)


 ${\bf Semester~II}$ 

	DRAM	$\operatorname{SRAM}$
Speed		
Size		
Cost		
TT		
Use		

Differry	explain, usi		 eng is often	used in a comp (14 ma

(e) Each of the following diagrams illustrates a Hamming SEC-DEC code. For each diagram, state how many errors are detected, and correct any errors if possible. Your answer should clearly state the number of errors and show the correction, if possible. If it is not possible to correct the error(s) you should write "correction not possible" underneath the diagram.

(16 marks)




(Total 50 marks)

Score Obtained

## Question 3:

### External Memory

(a) Using the diagram below, show how a magnetic disk is typically divided so that data can be stored on it by identifying the parts labelled A - E. (5 marks)



(b) Using the table below briefly describe the seven RAID levels. State how many disks are required and list one advantage and one disadvantage of each of the RAID levels. (25 marks)

 ${\bf Semester~II}$ 

Level	Description	Disks Required	Advantage	Disadvantage
0				
1				
2				

Level	Description	Disks Required	Advantage	Disadvantage
3				
4				
5				
6				

List each of the 5 major functions of $I/O$ modules.	(5 mar
D	I /O /T
Describe programmed, interrupt-driven and direct memory according to the control of the control	$\frac{ess\ \operatorname{Input}/\operatorname{Output}\ (1)}{(15\ \mathbf{max})}$
	(10 11141
3 /	
$ \begin{array}{c} \blacksquare \\ \textbf{Interrupt-driven I/O:} \end{array} $	
Direct memory access (DMA):	
Direct memory access (Diriri).	

(Total 50 marks)