

## Problem Out-of-Order Execution

For this problem, Lu Jiaxin wants to schedule the following codes on an out-of-order core.

The processor is a single-issue core with integer register ( $x0, x1, \dots$ ) and float register ( $f0, f1, \dots$ ). The processor uses free ROB entries from low index to high index. Instructions can commit one cycle after writeback, and ROB entries can be reused one cycle after commit. Instructions that depend on others can issue one cycle after the instruction it depends on writes back. Loads and stores take two cycles each, floating-point multiplies take three cycles, and floating-point adds take five cycles.

All functional units are fully pipelined. All the reservation stations are large enough.

Fill out the table with the cycles at which instructions enter the ROB, issue to the functional units, write back to the ROB, and commit. Also fill out the new register names for each instruction. If the instruction producing a source register had already committed before the dependent instruction enters the ROB, use the architectural register name.

Remember that instructions must enter the ROB and commit in order. On each cycle, only one instruction can enter the ROB, one can issue, one can write back, and one can commit.

### 1 Question A

Code A :

```
fmul.d  f0 , f0 , f1
fadd.d  f2 , f2 , f0
```

The ROB has two entries. Use r0-r1 for the two ROB entries.

	Time				Instruction			
	Enter ROB	Issue	WB	Commit	OP	Dest	Src1	Src2
I <sub>1</sub>	-1	0	3	4	FMUL.D	r0	f0	f1
I <sub>2</sub>	0	4	9	10	FADD.D	r1	f2	r0

## 2 Question B

Code B :

```
fmul.d  f0 , f0 , f1
fadd.d  f2 , f2 , f0
fadd.d  f2 , f2 , f0
```

The ROB has two entries. Use r0-r1 for the two ROB entries.

	Time				Instruction			
	Enter ROB	Issue	WB	Commit	OP	Dest	Src1	Src2
I <sub>1</sub>	-1	0	3	4	FMUL.D	r0	f0	f1
I <sub>2</sub>	0	4	9	10	FADD.D	r1	f2	r0
I <sub>3</sub>	5	10	15	16	FADD.D	r0	r1	f0

## 3 Question C

Code C :

```
fld      f0 , 0(x1)
fld      f1 , 8(x1)
fmul.d   f0 , f0 , f1
fadd.d   f2 , f2 , f0
fld      f0 , 16(x1)
fadd.d   f2 , f2 , f0
```

The ROB has four entries. Use r0-r3 for the four ROB entries.

	Time				Instruction			
	Enter ROB	Issue	WB	Commit	OP	Dest	Src1	Src2
I <sub>1</sub>	-1	0	2	3	FLD	r0	x1	
I <sub>2</sub>	0	1	3	4	FLD	r1	x1	
I <sub>3</sub>	1	4	7	8	FMUL.D	r2	r0	r1
I <sub>4</sub>	2	8	13	14	FADD.D	r3	f2	r2
I <sub>5</sub>	4	5	8	15	FLD	r0	x1	
I <sub>6</sub>	5	14	19	20	FADD.D	r1	r3	r0

## Problem Virtual Memory & Aliasing Problem

### 1 Question A

Suppose Lu Jiaxin has a virtual memory system with 2048-byte pages. Assume that physical addresses are 64 bits, each page table entry takes up 64 bits, and each level of the page table takes up a single page total. How many levels of paging would Lu Jiaxin need in order to cover 32 GB of virtual memory?

There are  $32\text{GB}/2048\text{B}=2^{24}$  pages in total.


Each page contains  $2048\text{B}/64\text{bit}=2^8$  entries.

As  $(2^8)^3=2^{24}$ , we need 3 levels of paging.

### 2 Question B

What is the aliasing problem? Describe it in your words. Let's consider a feasible solution for the aliasing problem, Virtual Indexed & Physical Tagged Cache.

Aliasing problem is that multiple VAs in cache are sharing one physical page. There are multiple copies of same physical data in cache. If one copy is changed, other copies cannot know whether themselves are correct immediately.



To avoid the aliasing problem, what condition should meet among  $L$ ,  $k$ ,  $b$ ? Why?

( $L$  is cache index.  $k$  is page offset.  $b$  is block offset)

$$L+b \leq k$$

Because in this case, if 2 VAs are representing one physical page, they will have same cache index, same block offset and same Tag, and make a conflict in cache so that aliasing problem is solved. If  $L+b > k$ , these 2 VAs may have different cache index, which will make a aliasing problem.

### 3 Question C

You are asked to design a virtually indexed, physically tagged cache. A page is 4096 bytes. The cache must have 256 lines of 64 bytes each. What associativity must the cache have to not worry about aliases? (Hint : cache size is bigger than page size, so the cache should be set- associative)

Assume the cache is of  $N$ -way associativity.

As  $256 * 64/N \leq 4096$ , we get  $N \geq 4$ .

The associativity has to be no less than 4 so that cache has not to worry about aliases.

## Problem Branch Prediction

For the following question, we are interested in the performance of branches when executing the following code. For each part, assume that  $N = 4$  and the array  $A$  has the values  $\{1, 7, 2, 5\}$ .

C code	RISC-V Assembly
<pre> for (int i = 0; i &lt; N; i++) {     int b = A[i];     if (b &gt;= 5)         c += b;     if (b &lt; 4)         c -= b; } </pre>	<pre> li x1, A li x4, N loop:     lw x2, 0(x1)     li x5, 5     blt x2, x5, skip1     add x3, x3, x2 skip1:     li x5, 4     bge x2, x5, skip2     sub x3, x3, x2 skip2:     addi x1, x1, 4     addi x4, x4, -1     bnez x4, loop </pre>

### 1 Question A

Fill out the table to show what the predictions will be if the branch predictor is a BHT indexed by PC with two-bit counters. If the most-significant bit of a counter is 1, the predictor predicts taken. Otherwise it predicts not taken. The counters are initialized to weakly not-taken (01). The Counter column in the table shows the state of the counter before the branch is executed. Assume that the BHT is large enough that no aliasing of instruction addresses will occur.

	Instruction	Counter	Prediction	Actual
i = 0	blt x2 x5, skip 1	01	not taken	taken
	bge x2, x5, skip2	01	not taken	not taken
	bnez x4, loop	01	not taken	taken
i = 1	blt x2 x5, skip 1	10	taken	not taken
	bge x2, x5, skip2	00	not taken	taken
	bnez x4, loop	10	taken	taken
i = 2	blt x2 x5, skip 1	01	not taken	taken
	bge x2, x5, skip2	01	not taken	not taken
	bnez x4, loop	11	taken	taken
i = 3	blt x2 x5, skip 1	10	taken	not taken
	bge x2, x5, skip2	00	not taken	taken
	bnez x4, loop	11	taken	not taken

What is the prediction accuracy for each branch? What is the prediction accuracy overall?

Branch	Accuracy
blt	0%
bge	50%
bnez	50%
overall	33.3%

## 2 Question B

Now assume we change the branch predictor to a BHT indexed by PC and a single bit of global history. Assume the global history is initialized to 0, the counters are initialized to 01 (weakly not-taken), and there is no aliasing. The Counter columns in the table show the state of the counters before the branch is executed. Fill out the table with the predictions.

	Instruction	Global History	Counter 0	Counter 1	Prediction	Actual
i = 0	blt x2 x5, skip 1	0	01	01	not taken	taken
	bge x2, x5, skip2	1	01	01	not taken	not taken
	bnez x4, loop	0	01	01	not taken	taken
i = 1	blt x2 x5, skip 1	1	10	01	not taken	not taken
	bge x2, x5, skip2	0	01	00	not taken	taken
	bnez x4, loop	1	10	01	not taken	taken
i = 2	blt x2 x5, skip 1	1	10	00	not taken	taken
	bge x2, x5, skip2	1	10	00	not taken	not taken
	bnez x4, loop	0	10	10	taken	taken
i = 3	blt x2 x5, skip 1	1	10	01	not taken	not taken
	bge x2, x5, skip2	0	10	00	not taken	taken
	bnez x4, loop	1	11	10	taken	not taken

What is the prediction accuracy for each branch? What is the prediction accuracy overall?

Branch	Accuracy
blt	50%
bge	50%
bnez	25%
overall	41.67%

### 3 Question C

If you run this code with a large array containing uniformly randomly distributed values, which branch do you expect to get the most benefit from global history and why?

bge branch.

Because if blt gets taken, bge must get not taken, otherwise bge must get taken.

We can see whether bge gets taken is dependent on blt. Using global history will help bge's counters get stable after a few steps of loop. Once bge's counters are stable, it will always predict correctly till end of the loop.

### 4 Question D

Explain the motivation for using both BHT and BTB branch-prediction structures in the same implementation.

BTB can redirect instruction-fetch at earlier stage in pipeline and can accelerate indirect branches(jr). BHT can hold more entries and is more accurate. If BTB misses a predicted taken branch, BHT can correct it in later pipeline stage.