## Problem Out-of-Order Execution

For this problem, Lu Jiaxin wants to schedule the following codes on an out-of-order core.

The processor is a single-issue core with integer register  $(x0, x1, \ldots)$  and float register  $(f0, f1, \ldots)$ . The processor uses free ROB entries from low index to high index. Instructions can commit one cycle after writeback, and ROB entries can be reused one cycle after commit. Instructions that depend on others can issue one cycle after the instruction it depends on writes back. Loads and stores take two cycles each floating-point multiplies take three cycles, and floating-point adds take five cycles.

All functional units are fully pipelined. All the reservation stations are large enough.

Fill out the table with the cycles at which instructions enter the ROB, issue to the functional units, write back to the ROB, and commit. Also fill out the new register names for each instruction. If the instruction producing a source register had already committed before the dependent instruction enters the ROB, use the architectural register name.

Remember that instructions must enter the ROB and commit in order. On each cycle, only one instruction can enter the ROB, one can issue, one can write back, and one can commit.

#### 1 Question A

Code A:

fmul.d f0, f0, f1 fadd.d f2, f2, f0

The ROB has two entries. Use r0-r1 for the two ROB entries.

		Time	,		I	nstruct	tion	
	D. DOD		WB	Commit	OP	Dest	Src1	Src2
	Enter ROB	18840	3	4	FMUL.D	r0	f0	f1
$I_1$	-1	13	9	10	FADD.D	YI	f2	ro

### 2 Question B

Code B:

fmul.d fadd.d fadd.d	f0, f2, f2,	f0, f2, f2,	f1 f0 f0			
----------------------------	-------------------	-------------------	----------------	--	--	--

The ROB has two entries. Use r0-r1 for the two ROB entries.

		Time	9		T	nstruct		
	Enter ROB	Issue	WB	Commit				
I.	.1	0	0	Commit		Dest	Src1	Src2
T T		U	3	4	FMUL.D	r0	f0	f1
12	0	4	9	10	FADD.D	71	fz	100
13	5	10	15	16	FADD.D	VO	YI	Lo

## 3 Question C

Code C:

fld	f0, 0(x1)
fld	f1, 8(x1)
fmul.d	f0, f0, f1
fadd.d	f2, f2, f0
fld	f0, 16(x1)
	f2, f2, f0

The ROB has four entries. Use r0-r3 for the four ROB entries.

		Time			I	nstruct	ion	
			WB	Commit	OP	Dest	Src1	Src2
	Enter ROB	Issue		3	FLD	r0	x1	
$I_1$	-1	0	2	4	FLD	r1	x1	
$I_2$	0	1	3	C	FMUL.D	Y2	W	YI
$\overline{I_3}$	1	4		13/4	FADD.D	r	fz	Yz
$\overline{I}_4$	2	8	17 1	& 1 t	FLD	ro	XI	
I <sub>5</sub>	4	1.5	87	70	FADD.D	n	rs	72
$I_6$	+	(43	1					

## Virtual Memory & Aliasing Problem problem

#### 1 Question A

Suppose Lu Jiaxin has a virtual memory system with 2048-byte pages. Assume that physical addresses are 64 bits, each page table entry takes up 64 bits, and each level of the page table takes up a single page total. How many levels of paging would Lu the page value cares up a single page total. How many levels of paging in Jiaxin need in order to cover 32 GB of virtual memory?


3 Cy bits: 8 byte

2 Question B

2048 = 18 addresses

2 8)3 x 2 11 =

What is the aliasing problem? Describe it in your words. Let's consider a feasible 3 levels solution for the aliasing problem, Virtual Indexed & Physical Tagged Cache.



To avoid the aliasing problem, what condition should meet among L, k, b? Why?

(L is cache index. k is page offset. b is block offset)

Ctb Ek, so virtual index won't overlap with VPN.

Two Differe VS won't

One PA won't have Two Variable virtual index indices.

#### Question C

You are asked to design a virtually indexed, physically tagged cache. A page is 4096 bytes. The cache must have 256 lines of 64 bytes each. What associativity must the cache have to not worry about aliases? (Hint: cache size is bigger than page size, so

the cache should be set-associative) 364-6364

16384 = 4

4-way set associative

### problem **Branch Prediction**

For the following question, we are interested in the performance of branches when conting the following code. For each part, assume that N = 4 and A = 2 and For the following question, we are interested in the performance of branches when executing the following code. For each part, assume that N=4 and the array A has

```
for (int i = 0; i < N; i++) {
                                                       RISC-V Assembly
    int b = A[i];
                                                            li x1, A
    if (b >= 5)
   c += b;
if (b < 4)
                                                            li x4, N
                                                       loop:
                                                          p:
lw x2, 0(x1)
li x5, 5
blt x2, x5, skip1
add x3, x3, x2
        c -= b;
                                                      skip1:
                                                           li x5, 4
                                                          bge x2, x5, skip2
sub x3, x3, x2
                                                        addi x1, x1, 4
addi x4, x4, -1
bnez x4, loop
```

### 1 Question A

Fill out the table to show what the predictions will be if the branch predictor is a BHT indexed by PC with two-bit counters. If the most-significant bit of a counter is 1, the predictor predicts taken. Otherwise it predicts not taken. The counters are initialized to weakly not-taken (01). The Counter column in the table shows the state of the counter before the branch is executed. Assume that the BHT is large enough that no aliasing of instruction addresses will occur.

-	Instruction	Counter	Prediction	
i = 0	blt x2 x5, skip 1	01		Actual
	bge x2, x5, skip2		not taken	taken
	bnez x4, loop	01	not taken	not taken
i = 1	blt x2 x5, skip 1	01	not taken	taken
	bga x2 5 1	10	taken	not taken
	bge x2, x5, skip2	00	hot takin	tol-
= 2	bnez x4, loop	10	tylen	taken
2	blt x2 x5, skip 1	01	het taken	takan
	bge x2, x5, skip2	01	not taken	taken
	bnez x4, loop	11	THE RESERVE THE PERSON NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN COLUMN TWO IS NAMED IN COLUMN TWO I	not tale
3	blt x2 x5, skip 1	11	-taben	taken
	bge x2, x5, skip2	(0	taken	not taken
		00	not taken	token
No. of Concession, Name of Street, or other Publisher, Name of Street, Name of Street, or other Publisher, Name of Street, Name of Str	bnez x4, loop		falca 1	ALI

What is the prediction accuracy for each branch? What is the prediction accuracy overall?

D.	- die p
Branch	TA
blt	Accuracy
bge ·	10%
bnez	10%
overall	50%.
	332 33%
	12-5/

## 2 Question B

Now assume we change the branch predictor to a BHT indexed by PC and a single bit of global history. Assume the global history is initialized to 0, the counters are the table show the state of the counters before the branch is executed. Fill out the table with the predictions.

Instruc	tion	Global	Counter	C		
i = 0 blt x2 x	5, skip 1	History	0	Counter 1	Prediction	Actual
	x5, skip2	0	01	01	not ( )	
bnez x4,	loor	1	61	01	not taken	taken
i = 1 blt x2 x5		0	01	91	not taken	not tober
bge x2, x	5 alsin 2	1	0 × 10	01	hoe taken	topen
bnez x4,	loon	0	01	00	bet laken	not taken
		)	10	01	he taken	toben
112,	skip I	1	10	00	not taken	-Baken
bge x2, x3	skip2	)	10	00	pot la ber.	-pulper
bnez x4, 10	oop	0	10	A10	be toban	not be
STORE AS,	skip 1		10	01	Troeh	token
bge x2, x5,	skip2	0	1-		rol takon	not take
bnez x4, lo	ор	1	1180	10	The	taken

What is the prediction accuracy for each branch? What is the prediction accuracy overall?

Branch	Accuracy
blt	1-0%
bge	75%
bnez	7.49
overall	50%

# 3 Question C

ffyou run this code with a large array containing uniformly randomly distributed which branch do you expect to get the most benefit from alabelia. from run this code with a large array containing uniformly randomly distributed values, which branch do you expect to get the most benefit from global history and former branch. It result highly depends on the It's not >5. 4 Question D

Explain the motivation for using both BHT and BTB branch-prediction structures in the same implementation.

BHT helps predict whether taken for not taken, So we don't can better speculate and BTB saves the colorlating the target. Thus each time we meet a branch, first we check if it we can bit in BTB, if not, we check the BHT to see whether to jump and calendale The target.