

6

5

4

3


2

1

PRELIMINARY

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

SIZE	QTY	SYM	PLTD
7	503	W	PLTD
70.87	2	X	NPLTD
64.96	8	Y	PLTD
47.24	2	Z	NPLTD



NOTES: (UNLESS OTHERWISE SPECIFIED)

1. FABRICATE PER CURRENT REVISION OF IPC-6012, CLASS 2 REQUIREMENTS.
ACCEPTANCE CRITERIA PER IPC-600 CLASS 2.

2. BASE MATERIAL FR4 1mm THK. 1/2 Oz COPPER MINIMUM
(BEFORE PLATING), COLOR NATURAL. THIS IS A 6 LAYER RIGID BOARD.
BOW AND TWIST: .007" INCH/INCH MAXIMUM.

**** 3. PLATING: HOLE PLATING SURFACES SHALL BE PLATED WITH

A) COPPER PLATE .001 THK AVERAGE.

B) SMOBC/HAL

**** C) GOLD FINGERS: 30u GOLD OVER 150-200u Nickel

4. SOLDERMASK: GREEN LIQUID PHOTO-IMAGEABLE(LPI) SOLDERMAK OVER BARE COPPER
(SMOBC) BOTH SIDES, MINIMUM THICKNESS OF .0005, MAXIMUM ANNULAR RING FROM
PAD IS .003" WITHOUT EXPOSING TRACES.

5. SILKSCREEN; WHITE NONCONDUCTIVE EPOXY INK.
ALL EXPOSED PADS MUST BE CLEARED OF SILKSCREEN .005 MINIMUM.

6. VENDOR UL APPROVED LOGO AND DATE CODE INFORMATION TO BE MARKED

7. ALL HOLE DIMENSIONS ARE FINISHED HOLE SIZES. MINIMUM ANNULAR RING IS .003" AT
PAD TO TRACE JUNCTION.

8. FABRICATION TOLERANCES .XX +/- .010" .XXX +/- .005"

9. ELECTRICAL TEST:

100% BARE BOARD TEST ACCORDING TO THE REQUIREMENTS AND GUIDELINES OF IPC-ET-652, CLASS 2.

ALL BOARDS ARE TO BE TESTED FOR SHORTS AND OPENS USING SUPPLIED IPC356D NETLIST.

ELECTRICAL TEST MARKING REQUIRED.


**** 10. ALL 10 MIL DRILLS ARE +.000 / -NOMINAL

11. REMOVE ALL UNUSED INNER LAYER PADS.

**** 12. THIS BOARD HAS CONTROLLED IMPEDANCE TRACES LAYERS 1, 3, 4, & 6: 5MIL TRACE; 50 OHMS +/- 10%

**** 13. THIS BOARD IS TO BE TDR TESTED

**** 14. SEE DETAIL "A" FOR SPECIAL NOTES



LAYER STACKUP

TOP SIDE LAYER 1		
GND PLANE LAYER 2	.0036	
INTERNAL LAYER 3		.004
INTERNAL LAYER 4	A/R	1mm +/- 0.10mm
PWR PLANE LAYER 5		.004
BOTTOM SIDE LAYER 6	.0036	

ALL LAYERS VIEWED FROM TOP DOWN			
LAYER:	FABRICATION DRAWING		
DESIGN BY:	CARNegie MELLON		
DATE:	11-9-09	PART NUMBER:	64g256m
CHECKED BY:	DATE:	REV.	1
ENGINEERING:	DATE:	TITLE:	DRILL & FABRICATION NAND + DDR 1V8IO SODIMM
RELEASED:	DATE:	SIZE	CIREXX DOCUMENT NUMBER: A 83232
CIREXX FILE NAME: 83232-A.pcb		SHEET	1 OF 1
		SCALE:	1/1

D

C

B

A

D

C

B

A