




! POWER-ON RESET




! DTACK GENERATOR



! BERR LOGIC



! INTERRUPT LOGIC



+M64

68010






U100

5 D0 P.D0
4 D1 P.D1
3 D2 P.D2
2 D3 P.D3
1 D4 P.D4
64 D5 P.D5
63 D6 P.D6
62 D7 P.D7
61 D8 P.D8
60 D9 P.D9
59 D10 P.D10
58 D11 P.D11
57 D12 P.D12
56 D13 P.D13
55 D14 P.D14
54 D15 P.D15

29 A1 P.A1
30 A2 P.A2
31 A3 P.A3
32 A4 P.A4
33 A5 P.A5
34 A6 P.A6
35 A7 P.A7
36 A8 P.A8
37 A9 P.A9
38 A10 P.A10
39 A11 P.A11
40 A12 P.A12
41 A13 P.A13
42 A14 P.A14
43 A15 P.A15
44 A16 P.A16
45 A17 P.A17
46 A18 P.A18
47 A19 P.A19
48 A20 P.A20
50 A21 P.A21
51 A22 P.A22
52 A23 P.A23

6 AS\ P.AS\
7 UDS\ P.UDS\
8 LDS\ P.LDS\
9 R/W\ P.R/W\
10 DTACK\ P.DTACK\
28 FC0 P.FC0
27 FC1 P.FC1
26 FC2 P.FC2

25 IPL0\ P.IPL0\
24 IPL1\ P.IPL1\
23 IPL2\ P.IPL2\
13 BR\ P.BR\
11 BG\ P.BG\
12 BACK\ P.BACK\
20 E VMA\
19 VPA\
21 P.VPA\
15 CLK
17 P.HALT\
18 P.RESET\
19 HALT\
20 RESET\



Timing diagram for 74LS393 U209. The diagram shows the following signals and their connections to the chip pins:

- T** is connected to pin 1 (A0).
- C(100.50-013)** is connected to pin 13 (B0).
- C.S4** is connected to pin 2 (A2).

The output **CB** is shown with a value of 12. The diagram also includes a label **TIMEOUT** and a value **C(200.0-100)** near the output.

Q-U211

P20X10

U211

C(200.0-100) 23 Q0\

POR\ 3 I1 Q1\ 22 Q1\

SYSB 4 I2 Q2\ 21 Q2\

SDS\ 5 I3 Q3\ 20 Q3\

H 6 I4 Q4\ 19 Q4\

H 7 I5 Q5\ 18 Q5\

REN\ 8 I6 Q6\ 17 RREQ\

P.HALT\ 9 I7 Q7\ 16 INIT\

C.S4\ 10 I8 Q8\ 15 T\

TIMEOUT 11 I9 Q9\ 14 TIMEOUT\

CLK OE\

1 13

C(100.0-50)


Pin diagram of the 74LS491 decoder. The chip has 14 pins. Pin 1 is REN, pin 13 is CLK OE. Pins 2-11 are inputs L, 12 is input H, and pin 14 is output 13. The outputs are labeled as follows:

Pin	Signal	Output Label
2	L	U210
3	L	D0 Q0\
4	L	D1 Q1\
5	L	D27Q2\
6	L	D8 Q3\
7	H	D9 Q4\
8	L	LD\Q5\
9	L	CT\Q6\
10	L	UP\Q7\
11	L	ST Q8\
12	H	CT\Q9\
13	CLK OE\	
14	Output	23 P.A1
		22 P.A2
		21 P.A3
		20 P.A4
		19 P.A5
		18 P.A6
		17 P.A7
		16 P.A8
		15 P.A9
		14 P.A10


Q-U212	
P20L10	U212
P1.A18\ 1	I0 00\ 23 P1TOP\
P1.A19\ 2	I1 01\ 22 AEN\
P1.A0\ 3	I2 02\ 21 XREQ\
P1.BHEN\ 4	I3 03\ 20 XEN\
P1.MRDC\ 5	I4 04\ 19 P.R/W\
P1.MRWC\ 6	I5 05\ 18 P.LDS\
PROTERR\ 7	I6 06\ 17 P.UDS\
EN.DVMA 8	I7 07\ 16 P1.XACK\
C.S7 9	I8 08\ 15 CE.BYTE\
PARERR 10	I9 09\ 14 CE.WORD\
MRDC\ 11	I10
IORC\ 13	I11

Q-U213		
		P16R4
SYSB	2	D0 00\ 19 P.AS\
BEN\	3	D1 01\ 18 P.FC1
SACK\	4	D2 00\ 17 XEN\
SAS\	5	D3 01\ 16 REN\
P.BG\	6	D4 02\ 15 XHALT\
XREQ\	7	D5 03\ 14 XBERR\
RREQ\	8	D6 02\ 13 P.BR\
SDS\	9	D7 02\ 12 P.BACK\


! CONTEXT REGISTER





! SEGMENT MAP




! PAGE MAP




! PROTECTION DECODER




! STATISTICS BIT LOGIC






```
! REAL-TIME CLOCK
```





! SYSTEM ENABLE REG.




! RASTEROP PROCESSOR





! PARITY LOGIC





! P2-BUS INTERFACE





! FPP




! DCP



! TIMER



! SCC



INT.SCC\

TXCA\

RXCA\

TXDA

RXDA

RTSA\

CTSA\

DTRA\

DCDA\

DSRA\

TXCB\

RXCB\

TXDB

RXDB

RTSB\



CTSB\


DTRB\


DCDB\

DSRB\


! RS423 DRIVERS







! DIAGNOSTIC REGISTER



! INPUT PORT

