




! POWER-ON RESET




! DTACK GENERATOR



! BERR LOGIC




! INTERRUPT LOGIC



+M64


68010

U100




S105

R9. SIP2. 7-KOHM




S104

R9. SIP2. 7-KOHM




S103

R9. SIP2. 7-KOHM



S102

R9. SIP2. 7-KOHM



GND

L

RESET

[illegible]

Logic diagram showing the P1 control logic. The 74F08 U703 decoder takes P1.MWTC (pin 13) and P1.MRDC (pin 12) as inputs. Its output (pin 11) is connected to the P20L10 U212. The P20L10 has inputs I0, I1, I2, I3, I4, I5, I7, I8, I9, I10, and I11. The outputs of the P20L10 are P1.TOP, P1.AEN, P1.XREQ, P1.XEN, P1.P/R/W, P1.P/LDS, P1.P/UDS, P1.XACK, P1.CE.BYTE, and P1.CE.WORD.

Timing diagram for the 74LS393 counter. The diagram shows three inputs: T (clock), C (clear), and S (set). The counter output is shown as a square wave. The counter is initialized to 0000. The clock T is connected to pin 1. The clear input C is connected to pin 10. The set input S is connected to pin 12. The counter counts up from 0000 to 1111 (15) and then resets to 0000. The output is labeled 'TIMEOUT'.


Q-U211		
P20X10		
C(200.0-100) ^(1.240)	U211	23 Q0\
POR\ ^(1.240) 3	I0 Q0\	22 Q1\
SYSB ^(1.240) 4	I1 Q1\	21 Q2\
SDS\ ^(1.240) 5	I2 Q2\	20 Q3\
H 6	I3 Q3\	19 Q4\
H 7	I4 Q4\	18 Q5\ ^(1.240)
REN\ ^(1.240) 8	I6 Q6\	17 RREQ\
P.HALT\ ^(1.240) 9	I7 Q7\	16 INIT\
C.S4\ ^(1.240) 10	I8 Q8\	15 T\ ^(1.240)
TIMEOUT 11	I9 Q9\	14 TIMEOUT\
CLK OE\		
1 13		
C(100.0-50)		

Timing diagram for the 74LS491 decoder. The diagram shows the output signals for the 4-bit BCD outputs (Q0-Q3) and the three active-low outputs (P.A0, P.A1, P.A2) over 16 clock cycles. The clock signal is labeled 'CLK DE\' and has a period of 13 units. The outputs are labeled with their corresponding BCD values and active-low states. For example, at cycle 0, the BCD output is 0000 (D0 Q0) and the active-low outputs are P.A0=1, P.A1=1, P.A2=1. At cycle 1, the BCD output is 0001 (D0 Q1) and the active-low outputs are P.A0=0, P.A1=1, P.A2=1. The diagram shows the sequence of BCD values from 0000 to 1001 (0 to 9) and then the active-low outputs for each value. The active-low outputs are labeled P.A0, P.A1, and P.A2, with the 'A' indicating active-low. The diagram also shows the clock signal 'CLK DE\' and its period '13'.


Q-U213

Line	Signal
19	P. AS\
18	P. FC1
17	XEN\
16	REN\
15	XHALT\
14	XBERR\
13	XBR\
12	P. BACK\
11	P. BACK\
10	P. BACK\
9	P. BACK\
8	P. BACK\
7	P. BACK\
6	P. BACK\
5	P. BACK\
4	P. BACK\
3	P. BACK\
2	P. BACK\
1	P. BACK\


! CONTEXT REGISTER




! SEGMENT MAP




! PAGE MAP




! PROTECTION DECODER




! STATISTICS BIT LOGIC




! STROBE DECODERS




! ID PROM




! BOOT PROMS




! BUS ERROR REG.




! SYSTEM ENABLE REG.




! REAL-TIME CLOCK




! RASTEROP PROCESSOR



! PARITY LOGIC




! P2-BUS INTERFACE




! ADDRESS OUT


! ADDRESS IN

! DATA BUFFERS





! DIAGNOSTIC REGISTER



! INPUT PORT

