www.ti.com

SLOS447H - SEPTEMBER 2004 - REVISED JUNE 2012

RAIL-TO-RAIL OUTPUT CMOS OPERATIONAL AMPLIFIERS WITH SHUTDOWN

Check for Samples: LMV341, LMV342, LMV344


FEATURES

- 2.7-V and 5-V Performance
- Rail-to-Rail Output Swing
- Input Bias Current...1 pA Typ
- Input Offset Voltage...0.25 mV Typ
- Low Supply Current...100 μA Typ
- Low Shutdown Current...45 pA Typ
- Gain Bandwidth of 1 MHz Typ
- Slew Rate...1 V/µs Typ
- Turn-On Time From Shutdown...5 μs Typ
- Input Referred Voltage Noise (at 10 kHz)... 20 nV/√Hz
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)


APPLICATIONS

- Cordless/Cellular Phones
- Consumer Electronics (Laptops, PDAs)
- Audio Pre-Amps for Voice
- Portable/Battery-Powered Electronic Equipment
- Supply-Current Monitoring
- Battery Monitoring
- Buffers
- Filters
- Drivers


LMV341...DBV (SOT-23) OR DCK (SC-70) PACKAGE (TOP VIEW)



LMV342...D (SOIC) OR DGK (MSOP) PACKAGE (TOP VIEW)



LMV344 . . . D (SOIC) OR PW (TSSOP) PACKAGE (TOP VIEW)



DESCRIPTION/ORDERING INFORMATION

The LMV341, LMV342, LMV344 devices are single, dual, and quad CMOS operational amplifiers, respectively, with low voltage, low power, and rail-to-rail output swing capabilities. The PMOS input stage offers an ultra-low input bias current of 1 pA (typ) and an offset voltage of 0.25 mV (typ). The single supply amplifier is designed specifically for low-voltage (2.7 V to 5 V) operation, with a wide common-mode input voltage range that typically extends from −0.2 V to 0.8 V from the positive supply rail. The LMV341 (single) also offers a shutdown (SHDN) pin that can be used to disable the device. In shutdown mode, the supply current is reduced to 33 nA (typ). Additional features of the family are a 20-nV/√Hz voltage noise at 10 kHz, 1-MHz unity-gain bandwidth, 1-V/µs slew rate, and 100-µA current consumption per channel.

Offered in both the SOT-23 and smaller SC-70 packages, the LMV341 is suitable for the most space-constraint applications. The LMV342 dual device is offered in the standard SOIC and MSOP packages. An extended industrial temperature range from -40°C to 125°C makes these devices suitable in a wide variety of commercial and industrial environments.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




ORDERING INFORMATION

T _A		PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING (2)
		SOT-23 – DBV	Reel of 3000	LMV341IDBVR	RC9_
	Cinalo	301-23 – DBV	Reel of 250	LMV341IDBVT	Product Preview
Sir	Single	SC-70 – DCK	Reel of 3000	LMV341IDCKR	R4_
		30-70 - DCK	Reel of 250	LMV341IDCKT	Product Preview
		SOIC - D	Tube of 75	LMV342ID	MV342I
–40°C to 125°C	Duel	3010 - 0	Reel of 2500	LMV342IDR	10103421
-40°C to 125°C	Dual	MOODA/OOOD DOV	Reel of 250	LMV342IDGK	DD
		MSOP/VSSOP – DGK	Reel of 2500	LMV342IDGKR	RP_
		SOIC - D	Tube of 50	LMV344ID	LMV344I
	Quad	2010 – D	Reel of 2500	LMV344IDR	LIVIV 3441
	Quad	TSSOP – PW	Tube of 90	LMV344IPW	MVOAAI
		1330F - FW	Reel of 2000	LMV344IPWR	MV344I

⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Figure 1. APPLICATION CIRCUIT: SAMPLE-AND-HOLD CIRCUIT



⁽²⁾ DBV/DCK/DGK: The actual top-side marking has one additional character that designates the wafer fab/assembly site.

www.ti.com

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V ₊	Supply voltage (2)				5.5	٧
V_{ID}	Differential input voltage (3)		±5.5	V		
VI	Input voltage range (either input)			0	5.5	٧
		Dinaskana	8 pin		97	
	Declared the week lives advected (4) (5)	D package	14 pin		86	
0		DBV package		165	°C/W	
θ_{JA}	Package thermal impedance (4) (5)	DCK package	DCK package			
		DGK package		172		
		PW package			113	
T_{J}	Operating virtual junction temperature				150	°C
T _{stg}	Storage temperature range			-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltage values (except differential voltages and V₊ specified for the measurement of I_{OS}) are with respect to the network GND.
- 3) Differential voltages are at IN+ with respect to IN-.
- (4) Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
- (5) The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
V_{+}	Supply voltage (single-supply operation)	2.5	5.5	V
TA	Operating free-air temperature	-40	125	°C

ESD PROTECTION

TEST CONDITIONS	TYP	UNIT
Human-Body Model	2000	٧
Machine Model	200	V

Copyright © 2004–2012, Texas Instruments Incorporated



ELECTRICAL CHARACTERISTICS

 $V_{+} = 2.7 \text{ V}$, GND = 0 V, $V_{IC} = V_{O} = V_{+}/2$, $R_{L} > 1 \text{ M}\Omega$ (unless otherwise noted)

	PARAMETER	TEST CONDIT	IONS	T _A	MIN	TYP ⁽¹⁾	MAX	UNIT
.,	land offer the allege			25°C		0.25	4	
V_{IO}	Input offset voltage			Full range	,		4.5	mV
α_{VIO}	Average temperature coefficient of input offset voltage			Full range		1.7		μV/°C
				25°C	·	1	120	^
I _{IB}	Input bias current			–40°C to 85°C			250	pА
				-40°C to 125°C			3	nA
I _{IO}	Input offset current			25°C		6.6		fA
CMDD	Common mode rejection ratio	0 ≤ V _{ICR} ≤ 1.7 V		25°C	56	80		٩D
CMRR	Common-mode rejection ratio	0 ≤ V _{ICR} ≤ 1.6 V		Full range	50			dB
l,	Cumply valtage rejection ratio	071/21/251/		25°C	65	82		40
k _{SVR}	Supply-voltage rejection ratio	2.7 V ≤ V ₊ ≤ 5 V		Full range	60			dB
V _{ICR}	Common-mode input voltage range	CMRR ≥ 50 dB		25°C	0	-0.2 to 1.9	1.7	V
		D 10 k0 to 1 25 V		25°C	78	113		
٨	Lorge signal voltage gain (2)	$R_L = 10 \text{ k}\Omega \text{ to } 1.35 \text{ V}$		Full range	70			٩D
A _V	Large-signal voltage gain ⁽²⁾	D 0 k0 to 1 25 V	25°C	72	103		dB	
		$R_L = 2 k\Omega$ to 1.35 V		Full range	64			
			Low level	25°C		24	60	
		D 01:04-4.05.V	Low level	Full range			95	
		$R_L = 2 k\Omega$ to 1.35 V	Lligh lovel	25°C		26	60	
\ /	Output swing		High level	Full range			95	m\/
V _O	(delta from supply rails)		L our lovel	25°C		5	30	mV
		D 40 k0 to 4.25 V	Low level	Full range			40	
		$R_L = 10 \text{ k}\Omega \text{ to } 1.35 \text{ V}$	Link Inval	25°C		5.3	30	
			High level	Full range			40	
	County of the state of the stat			25°C		100	170	
I _{CC}	Supply current (per channel)			Full range			230	μΑ
		Sourcing	LMV341, LMV342		20	32		
los	Output short-circuit current		LMV344	25°C	18	24		mA
		Sinking			15	24		
SR	Slew rate	$R_L = 10 k\Omega^{(3)}$		25°C		1		V/µs
GBM	Unity-gain bandwidth	$R_L = 10 \text{ k}\Omega, C_L = 200$	pF	25°C		1		MHz
Φ _m	Phase margin	R _L = 100 kΩ		25°C		72		deg
G _m	Gain margin	$R_L = 100 \text{ k}\Omega$	25°C		20		dB	
V _n	Equivalent input noise voltage	f = 1 kHz	25°C		40		nV/√ Hz	
l _n	Equivalent input noise current	f = 1 kHz	25°C		0.001		pA/√ Hz	
THD	Total harmonic distortion	$f = 1 \text{ kHz}, A_V = 1,$ $R_L = 600 \Omega, V_I = 1 V_{PF}$	o	25°C		0.017		%

 ⁽¹⁾ Typical values represent the most likely parametric norm.
 (2) GND + 0.2 V ≤ V_O ≤ V₊ − 0.2 V
 (3) Connected as voltage follower with 2-V_{PP} step input. Number specified is the slower of the positive and negative slew rates.

www.ti.com

SHUTDOWN CHARACTERISTICS

 $\rm V_{+} = 2.7~V,~GND = 0~V,~V_{IC} = V_{O} = V_{+}/2,~R_{L} > 1~M\Omega$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN TYP	MAX	UNIT
I _{CC(SHDN)}	Cumply gurrant in abutdown made	V 0.V	25°C	0.045	1000	nA
	Supply current in shutdown mode	$V_{SD} = 0 V$	Full range		1.5	μΑ
t _(on)	Amplifier turn-on time		25°C	5		μs
V	Chutdown nin voltage range	ON mode	0500	1.7 to 2.7	2.4 to 2.7	V
V _{SD}	Shutdown pin voltage range	Shutdown mode	25°C	0 to 1	0 to 0.8	V



ELECTRICAL CHARACTERISTICS

 $V_{+} = 5 \text{ V}$, GND = 0 V, $V_{IC} = V_{O} = V_{+}/2$, $R_{L} > 1 \text{ M}\Omega$ (unless otherwise noted)

	PARAMETER	TEST CONDIT	TIONS	T _A	MIN	TYP ⁽¹⁾	MAX	UNIT
.,	land offer the allege			25°C		0.25	4	>/
V_{IO}	Input offset voltage			Full range	·		4.5	mV
α _{VIO}	Average temperature coefficient of input offset voltage			Full range		1.9		μV/°C
				25°C	·	1	200	^
I _{IB}	Input bias current			–40°C to 85°C			375	рA
				-40°C to 125°C			5	nA
I _{IO}	Input offset current			25°C		6.6		fA
CMDD	Common mode rejection ratio	0 ≤ V _{ICR} ≤ 4 V		25°C	56	86		٩D
CMRR	Common-mode rejection ratio	0 ≤ V _{ICR} ≤ 3.9 V		Full range	50			dB
L	Cumply valtage rejection ratio	071/21/251/		25°C	65	82		40
k _{SVR}	Supply-voltage rejection ratio	$2.7 \text{ V} \leq \text{V}_{+} \leq 5 \text{ V}$		Full range	60			dB
V _{ICR}	Common-mode input voltage range	CMRR ≥ 50 dB		25°C	0	-0.2 to 4.2	4	٧
		D 10 k0 to 0 5 V		25°C	78	116		
٨	Lorge signal voltage gain (2)	$R_L = 10 \text{ k}\Omega \text{ to } 2.5 \text{ V}$		Full range	70			٩D
A _V	Large-signal voltage gain ⁽²⁾	D 010 to 0 5 V		25°C	72	107		dB
		$R_L = 2 k\Omega$ to 2.5 V		Full range	64			
			L our lovel	25°C	·	32	60	
		D 01:0 to 0.5 V	Low level	Full range			95	
		$R_L = 2 k\Omega$ to 2.5 V	High level	25°C	·	34	60	
\ /	Output swing		nigri ievei	Full range	·		95	m\/
V _O	(delta from supply rails)		L our lovel	25°C	·	7	30	mV
		D 10 k0 to 0 5 V	Low level	Full range	·		40	
		$R_L = 10 \text{ k}\Omega \text{ to } 2.5 \text{ V}$	High lovel	25°C		7	30	
			High level	Full range			40	
	County of the state of the stat			25°C		107	200	
I _{CC}	Supply current (per channel)			Full range			260	μΑ
		Sourcing	LMV341, LMV342		85	113		_
los	Output short-circuit current		LMV344	25°C	85	113		mA
		Sinking			50	75		
SR	Slew rate	$R_L = 10 \text{ k}\Omega^{(3)}$		25°C		1		V/µs
GBM	Unity-gain bandwidth	$R_L = 10 \text{ k}\Omega, C_L = 200$	pF	25°C		1		MHz
Φ _m	Phase margin	$R_L = 100 \text{ k}\Omega$		25°C		70		deg
G _m	Gain margin	R _L = 100 kΩ	25°C		20		dB	
V _n	Equivalent input noise voltage	f = 1 kHz	25°C		39		nV/√ Hz	
l _n	Equivalent input noise current	f = 1 kHz		25°C		0.001		pA/√ Hz
THD	Total harmonic distortion	$f = 1 \text{ kHz}, A_V = 1,$ $R_L = 600 \Omega, V_I = 1 V_P$	P	25°C		0.012		%

 ⁽¹⁾ Typical values represent the most likely parametric norm.
 (2) GND + 0.2 V ≤ V_O ≤ V₊ − 0.2 V
 (3) Connected as voltage follower with 2-V_{PP} step input. Number specified is the slower of the positive and negative slew rates.

www.ti.com


SHUTDOWN CHARACTERISTICS


 $V_{+} = 5 \text{ V}$, GND = 0 V, $V_{IC} = V_{O} = V_{+}/2$, $R_{I} > 1 \text{ M}\Omega$ (unless otherwise noted)

., .,	siit			•			
	PARAMETER	TEST CONDITIONS	T _A	MIN TYP	MAX	UNIT	
	Cumply gurrent in abutdown made	V 0.V	25°C	0.033	1		
ICC(SHDN)	Supply current in shutdown mode	$V_{SD} = 0 V$	Full range		1.5	μA	
t _(on)	Amplifier turn-on time		25°C	5		μs	
V	Chutdown nin voltage range	ON mode	25°C	3.1 to 5	4.5 to 5	V	
V_{SD}	Shutdown pin voltage range	Shutdown mode	25°0	0 to 1	0 to 0.8	V	



TYPICAL CHARACTERISTICS






SUPPLY VOLTAGE 35 $R_L = 2 k\Omega$ Negative Swing Positive Swing

3.5

V_{CC} – Supply Voltage – V Figure 4. 4.5

5


OUTPUT VOLTAGE SWING





2


1.5

















































TOTAL HARMONIC DISTORTION + NOISE




TOTAL HARMONIC DISTORTION + NOISE vs






GAIN AND PHASE MARGIN




GAIN AND PHASE MARGIN







GAIN AND PHASE MARGIN





GAIN AND PHASE MARGIN
















































10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMV341IDBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(RC9A ~ RC9E)	Samples
LMV341IDBVRE4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(RC9A ~ RC9E)	Samples
LMV341IDBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(RC9A ~ RC9E)	Samples
LMV341IDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(R4A ~ R4E)	Samples
LMV341IDCKRG4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(R4A ~ R4E)	Samples
LMV342ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV342I	Samples
LMV342IDDUR	PREVIEW	VSSOP	DDU	8	3000	TBD	Call TI	Call TI	-40 to 125		
LMV342IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	RPA	Samples
LMV342IDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	RPA	Samples
LMV342IDGKT	PREVIEW	VSSOP	DGK	8	250	TBD	Call TI	Call TI	-40 to 125		
LMV342IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV342I	Samples
LMV342IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV342I	Samples
LMV344ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LMV344I	Samples
LMV344IDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LMV344I	Samples
LMV344IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LMV344I	Samples
LMV344IDRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LMV344I	Samples
LMV344IDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LMV344I	Samples
LMV344IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV344I	Samples



PACKAGE OPTION ADDENDUM

10-Jun-2014

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMV344IPWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV344I	Samples
LMV344IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV344I	Samples
LMV344IPWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV344I	Samples
LMV344IPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	MV344I	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Jun-2014

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMV341, LMV344:

• Automotive: LMV341-Q1, LMV344-Q1

NOTE: Qualified Version Definitions:

. Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jun-2014

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV341IDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
LMV341IDCKR	SC70	DCK	6	3000	180.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3
LMV342IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV342IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LMV344IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LMV344IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 5-Jun-2014




*All dimensions are nominal

All difficulties are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV341IDBVR	SOT-23	DBV	6	3000	202.0	201.0	28.0
LMV341IDCKR	SC70	DCK	6	3000	202.0	201.0	28.0
LMV342IDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
LMV342IDR	SOIC	D	8	2500	340.5	338.1	20.6
LMV344IDR	SOIC	D	14	2500	367.0	367.0	38.0
LMV344IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



DBV (R-PDSO-G6)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



DCK (R-PDSO-G6)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DDU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation CA.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products	Applications
Products	Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical

Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity