

STM32L4 – Architecture

STM32L4 workshop





Goal of this part

Go through the STM32L4 internal structure


List the key features of main system blocks and peripherals

Give global overview of the STM32L4 capabilities






1 High-performance


















SRAM









RESET I

80MHz max

Clock Sources Parameters ---

	CLK Source	Frequency	Conso	Precision (0-85°C)	Settling time			
•	MSI (default)	100kHz~48MHz (4MHz default)	0.6. 155	-3.5%~+3%	10~2.5μs			
•	MSI (in PLL mode)	100kHz~48MHz	0.6~155μΑ	60ps (cycle to cycle jitter)	252.5µs (10% of final freq)			
	HSI	16MHz	155µA	±1%	3.8 µs			
	HSE external crystal	4~48MHz	~440µA (8MHz, 10pF)	~ ±0.01% (100ppm)	2ms			
	PLL	2~80MHz	~520µA (@344MHz VCO)	N/A	15µs (2MHz input)			
	LSI	32kHz	0.11µA	~10%	125µs			
-	LSE external crystal	32.768kHz (typ.)	~0.25µA	~0.002% (20ppm)	~2s			


Including stabilization time

+ Clock Source Wake-Up time



LSE usually woken-up only once after power-on







- STM32L4 provides on-chip debug support
 - MCU programming
 - Application debugging
 - Code analysis


Application benefits

- Basic debugging features
- Advanced features (Embedded Trace Macrocell) to quickly identify malfunctioning code
- Coverage and profiling features





- 1 High-performance
- 2 Peripherals rich







IrDA SIR.

Smartcard.

Modbus,

LIN, RS-232/485

flow control

Connectivity

SMBus 2.0 PMBus 1.1

UART

- up to 10Mbit/s
- 7, 8, 9 data bits
- Even/odd or no-parity
- Synchronous mode (Master)
- Swappable Tx/Rx pins
- Auto-baudrate detection

I2C

- up to 1Mbit/s (Fast Mode+)
- Master or Slave (Multi)
- 7b and 10b addressing mode
- Multiple 7b addressing mode
- Clock stretching support
- Fully programmable timing

SPI

- up to 40MHz (f_{PCLK/2})
- Master or Slave (Multi)
- Full/Half-duplex or Simplex
- Two-wire interface as min.
- Motorola and TI standards
- Tx & Rx FIFOs, CRC

USB

- USB2.0 Full Speed (12Mbps)
- OTG2.0 spec support
- Link Power Management
- Battery Charger Detection
- HSE crystal not needed (thanks to MSI in PLL mode)

CAN

- up to 1Mbit/s
- CAN protocol v2.0A and B
- 2x receive FIFO (3 stages)
- 14 scalable filter banks
- HSE crystal not needed (thanks to 1% HSI)

SDMMC

- default speed (<25MHz)
- high-speed support (50MHz)
- 1b, 4b and 8b data mode
- Secure Digital (SD) 2.0
- MultiMediaCard (MMC) 4.2
- SD I/O devices (SDIO) 2.0

Wi-Fi, Bluetooth, Camera, Memory modules

life.augmented

DMA support by all these peripherals




Connectivity addon ____

SWPMI

- 100Kbit/s to 2Mbit/s
- single-wire protocol
- ETSLTS 102 613 standard (Master mode)
- Smartcard interface






SAI

- up to 32-bit/192kHz
- various protocols support (including SPDIF and AC'97)









DFSDM

REVEALED LATER









Control logic

11

TIM

- 11x 16-bit timers
- 2x 32-bit timers
- 1x 24-bit SysTick (Core)
- 2x Low-Power timer
- 17x CAPCOM in total
- 9x CAPCOM with compl. out

RTC

300nA @1.8V

- full calendar support (BCD)
- 2x Alarm (subsecond res.)
- Periodic Wake-Up Timer
- 3x Tamper pins (opt. filtering)
- Smooth digital calibration
- Inside V_{BAT} domain

GLASS LCD

- up to 176 (44x4) or 320 (40x8) segments
- 1/2, 1/3, 1/4, 1/8 or static duty
- 1/2, 1/3, 1/4 or static bias
- Dual-buffer LCD_RAM
- Internal STEP-UP

1.5µA @3.0V 1/8 duty, 1/4 bias 64div ratio

Suitable for motor control


		Destination																								
Source	TIM1	TIM8	TIM2	TIM3	TIM4	TIMS	TIM6	TIM7	TIM15	TIM16	TIM17	LPTIM1	PTIM2	5	2						,	COMP1	COMP2	DMA	IRTIM	
TIM1	-	1	1	1	1	-	-	-	1	•				11	1						1	9			-	
TIM8	-	-	1	-	1	1	-				:1	(1/	,					\	Ŋ		9		-	
TIM2	1	1	-	1	1				4	9	$\Lambda \Lambda$	1.)				\\ -	1	0	11			-		-	
TIM3	1	•				1		6	}\	بار	~				0	N	1	UN		4	d	9	9		-	
TIM4													1	$(\)$	C	•		4	Ō	4	4	-	•	•	-	
TIM5										(K	5	1		4	₫	-	•	-	4	4	-	•	•	-	
TIM6	١					•	r C	2			,		d	2	2	2	5	•	•	4	4	-			-	
TIM7					C	2	1	J			•	-	-	٠	٠	٠	5	•	•	4	4	-			-	
TIM15	1	1	(3	1,		(6	4	-	-	-	•	-	2	2	2	-	-		-	-		9	•	-	
TIM16	-		1			ď	-	-	1	-	-	-	-	•	•	•	5	-	-	-	-	-		-	15	
TIM17	-	À.	-1	-	-		-	-	1		-	-	-	•	-	•	-	•	•	-	-	-	-	-	15	

TSC

- up to 24 channels / 8 groups
- one capacitor for up to 3ch
- full hardware management
- Spread spectrum to improve EMI robustness




interconnection matrix









- 1 High-performance
- 2 Peripherals rich
- 3 Safety and Security featured














- 1 High-performance
- 2 Peripherals rich
- 3 Safety and Security featured

4 Ultra-Low-Power consuming









- 1 High-performance
- 2 Peripherals rich
- 3 Safety and Security featured

4 Ultra-Low-Power consuming



Enjoy!



www.st.com/stm32l4

