


STM32L4 – Architecture

STM32L4 workshop



Goal of this part 2


- Go through the STM32L4 internal structure
- List the key features of main system blocks and peripherals
- Give global overview of the STM32L4 capabilities



STM32L4 series

4

① High-performance






ARM® Cortex®-M4F

I-bus


D-bus

S-bus



```
float var = 0.0f;
```

instructions data



results

IRQ1

PUSH

ISR1


12 cycles



BUS MATRIX




Memory





DMA

6



BUS MATRIX

life.augmented




DMA

7



life.augmented





80MHz
max

Clock Sources Parameters

8

RESET →

CLK Source	Frequency	Conso	Precision (0-85°C)	Settling time
MSI (default)	100kHz~48MHz (4MHz default)	0.6~155µA	-3.5%~+3%	10~2.5µs
MSI (in PLL mode)	100kHz~48MHz		60ps (cycle to cycle jitter)	252.5µs (10% of final freq)
HSI	16MHz	155µA	±1%	3.8 µs
HSE external crystal	4~48MHz	~440µA (8MHz, 10pF)	~ ±0.01% (100ppm)	2ms
PLL	2~80MHz	~520µA (@344MHz VCO)	N/A	15µs (2MHz input)
LSI	32kHz	0.11µA	~10%	125µs
LSE external crystal	32.768kHz (typ.)	~0.25µA	~0.002% (20ppm)	~2s

Including stabilization time

+ Clock Source Wake-Up time

LSE usually woken-up only once after power-on



Debug support 9

- STM32L4 provides on-chip debug support
 - MCU programming
 - Application debugging
 - Code analysis

Application benefits

- Basic debugging features
- Advanced features (Embedded Trace Macrocell) to quickly identify malfunctioning code
- Coverage and profiling features




STM32L4 series

4

1 High-performance

2 Peripherals rich





Connectivity

7

6

UART

- up to 10Mbit/s
- 7, 8, 9 data bits
- Even/odd or no-parity
- Synchronous mode (Master)
- Swappable Tx/Rx pins
- Auto-baudrate detection

IrDA SIR,
Smartcard,
Modbus,
LIN,
RS-232/485
flow control

SMBus 2.0
PMBus 1.1

3

I2C

- up to 1Mbit/s (Fast Mode+)
- Master or Slave (Multi)
- 7b and 10b addressing mode
- Multiple 7b addressing mode
- Clock stretching support
- Fully programmable timing

3

SPI

- up to 40MHz ($f_{\text{PCLK}/2}$)
- Master or Slave (Multi)
- Full/Half-duplex or Simplex
- Two-wire interface as min.
- Motorola and TI standards
- Tx & Rx FIFOs, CRC

1

USB

- USB2.0 Full Speed (12Mbps)
- OTG2.0 spec support
- Link Power Management
- Battery Charger Detection
- HSE crystal not needed (thanks to MSI in PLL mode)

1

CAN

- up to 1Mbit/s
- CAN protocol v2.0A and B
- 2x receive FIFO (3 stages)
- 14 scalable filter banks
- HSE crystal not needed (thanks to 1% HSI)

1

SDMMC

- default speed (<25MHz)
- high-speed support (50MHz)
- 1b, 4b and 8b data mode
- Secure Digital (SD) 2.0
- MultiMediaCard (MMC) 4.2
- SD I/O devices (SDIO) 2.0

Wi-Fi,
Bluetooth,
Camera,
Memory
modules



DMA support by all these peripherals




Connectivity addon 7

1

SWPMI

- 100Kbit/s to 2Mbit/s
- single-wire protocol
- ETSI TS 102 613 standard (Master mode)
- Smartcard interface



2


SAI

- up to 32-bit/192kHz
- various protocols support (including SPDIF and AC'97)



1

IRTIM



1

DFSDM

REVEALED LATER



„Analog chain“

7

- low consumption (down to 400nA)
- progr. hysteresis (0, 8, 15 or 27mV)
- low propag. delay (down to 0.1μs)

STM32 L4

- up to 4mA output (35μA I_{VDDA})
- low error with load -3/+1(2.048V), ±2 (2.5V)

VREFINT

1.2V

VREFBUF

2.048V / 2.5V

ADC/DAC

DAC1

DAC2

- 2 channels DAC
- 8b or 12b resolution
- Buffered output
- S&H for low-power app
- Noise & Triangular wave generator

COMP1

COMP2

OPAMP1

OPAMP2

P
G
A

P
G
A

- Rail-to-Rail In/Out
- Normal mode (120μA, 1.6MHz GBW)
- LP mode (45μA, 0.42MHz GBW)

Timers / IRQ

Tsensor

V_{TS}

- 4.7μA, 70μs (ON)
- 5μs sampling
- 2.5mV/°C slope
- factory calibration (30°C, 110°C)

ADC1

ADC2

ADC3

- up to 5.33 Msamples/s (12-bit SAR)
- 16-bit with oversampling
- Sequencer, Differential inputs
- Low consumption (210μA @ 1MSps)
- 3x analog watchdog per ADC

V_{REF+}

V_{BAT}

$V_{BAT}/3$

GPIO




life.augmented



„Analog chain“

7





14

TIM

- 11x 16-bit timers
- 2x 32-bit timers
- 1x 24-bit SysTick (Core)
- 2x Low-Power timer
- 17x CAPCOM in total
- 9x CAPCOM with compl. out

Suitable for motor control

300nA @1.8V

RTC

- full calendar support (BCD)
- 2x Alarm (subsecond res.)
- Periodic Wake-Up Timer
- 3x Tamper pins (opt. filtering)
- Smooth digital calibration
- Inside V_{BAT} domain

GLASS LCD

- up to 176 (44x4) or 320 (40x8) segments
- 1/2, 1/3, 1/4, 1/8 or static duty
- 1/2, 1/3, 1/4 or static bias
- Dual-buffer LCD_RAM
- Internal STEP-UP

1.5µA @3.0V
1/8 duty, 1/4 bias
64div ratio

TSC

- up to 24 channels / 8 groups
- one capacitor for up to 3ch
- full hardware management
- Spread spectrum to improve EMI robustness

Source	Destination																
	TIM1	TIM8	TIM2	TIM3	TIM4	TIM5	TIM6	TIM7	TIM15	TIM16	TIM17	LPTIM1	LPTIM2	COMP1	COMP2	DMA	IRTIM
TIM1	-	1	1	1	1	-	-	-	1	-	-	-	-	-	-	-	-
TIM8	-	-	1	-	1	1	-	-	-	-	-	-	-	-	9	-	-
TIM2	1	1	-	1	1	-	-	-	-	-	-	-	-	-	-	-	-
TIM3	1	-	-	-	-	-	-	-	-	-	-	-	-	9	9	-	-
TIM4	-	-	-	-	-	-	-	-	-	-	-	-	-	4	4	-	-
TIM5	-	-	-	-	-	-	-	-	-	-	-	-	-	4	4	-	-
TIM6	-	-	-	-	-	-	-	-	-	-	-	-	-	2	2	-	-
TIM7	-	-	-	-	-	-	-	-	-	-	-	-	-	5	5	-	-
TIM15	1	-	-	-	-	-	-	-	-	-	-	-	-	2	2	-	-
TIM16	-	-	-	-	-	-	-	-	1	-	-	-	-	5	-	-	15
TIM17	-	-	-	-	-	-	-	1	-	-	-	-	-	-	-	-	15


Details in
reference manual !

interconnection matrix



Power Supply

16






STM32L4 series

4


- ① High-performance
- ② Peripherals rich
- ③ Safety and Security featured





Safety features


7





Security features

7





STM32L4 series

4


- ① High-performance
- ② Peripherals rich
- ③ Safety and Security featured
- ④ Ultra-Low-Power consuming





ULP

7





STM32L4 series

4

- ① High-performance
- ② Peripherals rich
- ③ Safety and Security featured
- ④ Ultra-Low-Power consuming

Enjoy!

7

STM32 L4

 /STM32

 @ST_World

 st.com/e2e

www.st.com/stm32l4