## SIMD Programming

Kenjiro Taura

#### Contents

- Introduction
- 2 SIMD Instructions
- 3 SIMD programming alternatives
  - Auto loop vectorization
  - OpenMP SIMD Directives
  - GCC's Vector Types
  - Vector intrinsics

#### Contents

- Introduction
- 2 SIMD Instructions
- 3 SIMD programming alternatives
  - Auto loop vectorization
  - OpenMP SIMD Directives
  - GCC's Vector Types
  - Vector intrinsics

# Remember performance of matrix-matrix multiply?

```
1 $ ./simple_mm

2 C[1200][1200] = 3011.114014

in 56.382360 sec

2.451831 GFLOPS
```

```
1 $ ./opt_mm
2 C[1200][1200] = 3011.108154
3 in 1.302980 sec
4 106.095263 GFLOPS
```

#### What is the theoretical limit?

- Intel Skylake processor
- its *single core* can execute, in *every cycle*,
  - two fused multiply-add instructions
  - and others (e.g., integer arithmetic, load, store, ...) I'll cover later
- a single fused multiply-add *instruction* can multiply/add *eight* double-precision or *sixteen* single-precision operands
- Single Instruction Multiple Data (SIMD) instructions

## Terminology

- flops: floating point operations
- FLOPS: Floating Point Operations Per Second
- Practically,

#### Peak FLOPS of a machine

- = 2
- $\times$  vector width
- $\times$  max FMA instructions per cycle (IPC)
- × cycles per second (frequency)
- $\times$  the number of cores

## Peak flops/cycle of recent cores

• Recent processors increasingly rely on SIMD as an energy efficient way to boost peak FLOPS

Microarchitecture	ISA	throughput	vector	max SP flops/cycle	
		(per clock)	width (SP)	/core	
Nehalem	SSE	1  add + 1  mul	4	8	
Sandy Bridge	AVX	1  add + 1  mul	8	16	
Haswell	AVX2	2 fmas	8	32	
Skylake	AVX-512	2 fmas	16	64	
Knights Landing (Mill)	AVX-512	2 fmas	16	64	

- ISA: Instruction Set Architecture
- $\bullet$  register width : the number of *single precision* operands
- fma : fused multiply-add instruction
- e.g., Peak FLOPS of a machine having  $2 \times$  Intel Xeon Gold 6130 (2.10GHz, 32 cores) = 8.6 TFLOPS

## The goal


- practical ways to use SIMD instructions
- basics of processors to know what kind of code can get close-to-peak performance

#### Contents

- Introduction
- 2 SIMD Instructions
- 3 SIMD programming alternatives
  - Auto loop vectorization
  - OpenMP SIMD Directives
  - GCC's Vector Types
  - Vector intrinsics

## SIMD: basic concepts

- SIMD : single instruction multiple data
- a *SIMD register* (or a *vector register*) can hold many values (2 16 values or more) of a single type
- each value in a SIMD register is called a *SIMD lane* or simply a *lane*
- SIMD instructions can operate on several (typically all) values on a SIMD register



## Intel SIMD instructions at a glance

Some example AVX-512F (a subset of AVX-512) instructions

operation	syntax	C-like expression
multiply	<pre>vmulps %zmm0,%zmm1,%zmm2</pre>	zmm2 = zmm1 * zmm0
add	<pre>vaddps %zmm0,%zmm1,%zmm2</pre>	zmm2 = zmm1 + zmm0
fmadd	vfmadd132ps %zmm0,%zmm1,%zmm2	zmm2 = zmm0*zmm2+zmm1
load	<pre>vmovups 256(%rax),%zmm0</pre>	zmm0 = *(rax+256)
store	vmovups %zmm0,256(%rax)	*(rax+256) = zmm0

- zmm0 ... zmm31 are 512 bit registers; each can hold
  - 16 single-precision (float of C; 32 bits) or
  - 8 double-precision (double of C; 64 bits) floating point numbers
- XXXps stands for packed single precision

#### xmm, ymm and zmm registers


• ISA and available registers

ISA	registers			
SSE	xmm0,xmm15			
AVX	$\{x,y\}$ mm0, $\{x,y\}$ mm15			
AVX-512	$\{x,y,z\}$ mm0, $\{x,y,z\}$ mm31			

• registers and their widths (vector widths)

register names	register width (bits)
xmmi	128
ymmi	256
zmmi	512

ullet xmmi, ymmi and zmmi are aliased



## Intel SIMD instructions at a glance

• look at register names (x/y/z) and the last two characters of a mnemonic (p/s and s/d) to know what an instruction operates on

		operands	vector	ISA
			/scalar?	
vmulss	%xmm0,%xmm1,%xmm2	1 SPs	scalar	SSE
vmulsd	%xmm0,%xmm1,%xmm2	$1 \mathrm{\ DPs}$	$\operatorname{scalar}$	SSE
vmulps	%xmm0,%xmm1,%xmm2	4 SPs	vector	SSE
vmulpd	%xmm0,%xmm1,%xmm2	2  DPs	vector	SSE
vmulps	%ymm0,%ymm1,%ymm2	8 SPs	vector	AVX
vmulpd	%ymm0,%ymm1,%ymm2	4 DPs	vector	AVX
vmulps	%zmm0,%zmm1,%zmm2	$16 \mathrm{SPs}$	vector	AVX-512
vmulpd	%zmm0,%zmm1,%zmm2	8 DPs	vector	AVX-512

- ...ss : scalar single precision
- ...sd : scalar double precision
- ...ps : packed single precision
- ...pd : packed double precision

## Applications/limitations of SIMD

- SIMD is good at parallelizing computations doing *almost* exactly the same series of instructions on contiguous data
- ⇒ generally, main targets are simple loops whose index values can be easily identified

```
for (i = 0; i < n; i++) {
S(i);
}

\Rightarrow

for (i = 0; i < n; i += L) {
S(i:i+L);
}

for (; i < n; i++) {
S(i);
}
```

L is the SIMD width

#### Contents

- Introduction
- 2 SIMD Instructions
- 3 SIMD programming alternatives
  - Auto loop vectorization
  - OpenMP SIMD Directives
  - GCC's Vector Types
  - Vector intrinsics

## Several ways to use SIMD

- auto vectorization
  - loop vectorization
  - basic block vectorization
- language extensions/directives for SIMD
  - SIMD directives for loops (OpenMP 4.0/OpenACC)
  - SIMD-enabled functions (OpenMP 4.0/OpenACC)
  - array languages (Cilk Plus)
  - specially designed languages
- vector types
  - GCC vector extensions
  - Boost.SIMD
- intrinsics
- assembly programming

#### Contents

- Introduction
- 2 SIMD Instructions
- 3 SIMD programming alternatives
  - Auto loop vectorization
  - OpenMP SIMD Directives
  - GCC's Vector Types
  - Vector intrinsics

## Auto loop vectorization

- write scalar loops and hope the compiler does the job
- e.g.,

```
void axpy_auto(float a, float * x, float c, long m) {
for (long j = 0; j < m; j++) {
    x[j] = a * x[j] + c;
}
}</pre>
```

• compile and run

```
f gcc -o simd_auto -march=native -03 simd_auto.c
```

## How to know if the compiler vectorized it?

• there are options useful to know whether it successfully vectorized and if not, why not

	report options
GCC	-fopt-info-vec-{optimized,missed}
Clang	-R{pass,pass-missed,pass-analysis}=vectorize
Intel	-fopt-report-{phase,phase-missed}=vectorize

- but don't hesitate to dive into assembly code
  - gcc -S is your friend
  - a trick: enclose loops with inline assembler comments

#### Contents

- Introduction
- 2 SIMD Instructions
- 3 SIMD programming alternatives
  - Auto loop vectorization
  - OpenMP SIMD Directives
  - GCC's Vector Types
  - Vector intrinsics

## OpenMP SIMD constructs

- simd pragma
  - allows an explicit vectorization of for loops
  - syntax restrictions similar to omp for pragma apply
- declare simd pragma
  - instructs the compiler to generate vectorized versions of a function
  - with it, loops with function calls can be vectorized

#### simd pragma

• basic syntax (similar to omp for):

```
#pragma omp simd clauses
for (i = ...; i < ...; i += ...)
S</pre>
```

- clauses
  - aligned(var,var,...:align)
  - uniform(var,var,...) says variables are loop invariant
  - linear(var,var,...:stride) says variables have the specified stride between consecutive iterations

#### simd pragma

```
void axpy_omp(float a, float * x, float c, long m) {
    #pragma omp simd
    for (long j = 0; j < m; j++) {
        x[j] = a * x[j] + c;
    }
}</pre>
```

- note: there are no points in using omp simd here, when auto vectorization does the job
- in general, omp simd declares "you don't mind that the vectorized version is not the same as non-vectorized version"

## simd pragma to vectorize programs explicitly

• computing an inner product:

```
void inner_omp(float * x, float * y, long m) {
   float c = 0;
   #pragma omp simd reduction(c:+)
   for (long j = 0; j < m; j++) {
      c += x[j] * y[j];
   }
}</pre>
```

 $\bullet$  note that the above loop is unlikely to be auto-vectorized, due to dependency through c

## declare simd pragma

- you can vectorize a function body, so that it can be called within a vectorized context
- basic syntax (similar to omp for):

```
#pragma omp declare simd clauses
#praction definition
```

- clauses
  - those for simd pragma
  - notinbranch
  - inbranch

#### Reasons that a vectorization fails

- potential aliasing makes auto vectorization difficult/impossible
- complex control flows make vectorization impossible or less profitable
- non-contiguous data accesses make vectorization impossible or less profitable

giving hints to the compiler sometimes (not always) addresses the problem

## Aliasing and auto vectorization

- "auto" vectorizer succeeds only when the compiler can guarantee a vectorized version produces an *identical result* with a non-vectorized version
- vectorization of loops operating on two or more arrays is often invalid if they point to be the same array

```
1 for (i = 0; i < m; i++) {
2     y[i] = a * x[i] + c;
}</pre>
```

```
what if, say, &y[i] = &x[i+1]?
```

- N.B., good compilers generate code that first checks
   x[i:i+L] and y[i:i+L] overlap
- if you know they don't overlap, you can make that explicit
- restrict keyword, introduced by C99, does just that

## restrict keyword

• annotate parameters of pointer type with restrict, if you know they never point to the same data

• you need to specify -std=gnu99 (C99 standard)

#### Control flows within an iteration — conditionals

• a conditional execution (e.g., if statement) within an iteration requires a statement to be executed only for a part of SIMD lanes

• AVX-512 supports *predicated execution (execution mask)* for that

## Control flows within an iteration — nested loops

• a nested loop within an iteration causes a similar problem with conditional executions

 $\bullet$  if end depends on i (SIMD lanes), it requires a predicated execution

#### Control flows within an iteration — function calls

- if an iteration has an unknown (not inlined) function call, almost no chance that the loop can be vectorized
  - the function body would have to be executed by scalar instructions anyways

```
void loop_fun(float a, float * restrict x, float b,

float * restrict y, long n) {

#pragma omp simd

for (long i = 0; i < n; i++) {

f(a, x, b, y, i);

}

}</pre>
```

• you can declare that f has a vectorized version with #pragma omp declare simd (with such a definition, of course)

```
#pragma omp declare simd uniform(a, x, b, y) linear(i:1) notinbranch
void f(float a, float * restrict x, float b, float * restrict y, long i);
```

## Non-contiguous data accesses

• ordinary vector load/store instructions access a contiguous addresses

```
vmovups (a),%zmm0
```

loads  ${\tt zmm0}$  with the contiguous 64 bytes from address a

 → they can be used only when iterations next to each other access addresses next to each other

## Non-contiguous data accesses

• that is, they cannot be used for

#### let alone

• AVX-512 supports *gather* instructions for such data accesses

## Non-contiguous stores

what about store

- $\bullet$  AVX-512 supports scatter instructions for such data accesses
- it is your responsibility to guarantee idx[i:i+L] do not point to the same element

## High level vectorization: summary and takeaway

- CPUs (especially recent ones) have necessary tools
  - arithmetic  $\rightarrow$  vector arithmetic instructions
  - load  $\rightarrow$  vector load and gather instructions
  - ullet store o vector store and scatter instructions
  - if and loops  $\rightarrow$  predicated executions
- generally, the compiler is behind CPUs; whether the compiler is able to use them is another story
- become a friend of compiler reports and assembly (-S)

# Quick experiments about the vectorization ability

- sources in O5simd of the repository
- do not over-generalize. watch the compiler report and the output

Output					
	GCC	Clang	Clang	ICC	
	5.4.0,7.3.0	3.8.0	6.0.0	18.0.1	
y[i] = a * x[i] + b	У	У	У	у	
loop_if		у	у	у	
loop_loop_c	y	y	у	у	
loop_loop_m				у	
loop_loop_i				у	
fun				у	
stride	y	у		у	
random	y	у		у	
indirect	y	у		у	
indirect_store	У	у		у	

• loop\_loop\_ $\{c,m,i\}$  refers to a version whose end expression of the loop is a compile-time constant (15), a loop-invariant variable (m), and a loop-dependent variable (i), respectively<sub>/48</sub>

### Contents

- Introduction
- 2 SIMD Instructions
- 3 SIMD programming alternatives
  - Auto loop vectorization
  - OpenMP SIMD Directives
  - GCC's Vector Types
  - Vector intrinsics

## GCC vector types

• GCC allows you to define a vector type

• You can use arithmetic on vector types

```
floatv x, y, z;
z += x * y;
```

recent GCCs allow you to mix scalars and vectors (Intel CC does not)

```
float a, b;
floatv x, y;
y = a * x + b;
```

• You can combine them with intrinsics

## axpy in GCC vector extension

• scalar code

```
for (long i = 0; i < n; i++) {
   y[i] = a * x[i] + b;
}</pre>
```

• pseudo code (assume n is a multiple of L)

```
for (long i = 0; i < n; i += L) {
   y[i:i+L] = a * x[i:i+L] + b;
}</pre>
```

with GCC vector extension

### Contents

- Introduction
- 2 SIMD Instructions
- 3 SIMD programming alternatives
  - Auto loop vectorization
  - OpenMP SIMD Directives
  - GCC's Vector Types
  - Vector intrinsics

#### Vector intrinsics

- processor/platform-specific functions and types
- on x86 processors, put this in your code

```
#include <x86intrin.h>
```

and you get

- a set of available vector types
- a lot of functions operating on vector types
- bookmark "Intel Intrinsics Guide" (https://software. intel.com/sites/landingpage/IntrinsicsGuide/) when using intrinsics

### Vector intrinsics

- vector types:
  - \_m512 (512 bit vector)  $\approx$  float  $\times$  16
  - \_m128d (512 bit vector)  $\approx$  double  $\times$  8
  - \_m512i (512 bit vector)  $\approx$  long  $\times$  8
  - there are no int × 16
  - similar types for 256/128 bit values (\_m256, \_m256d,
- \_m256i, \_m128, \_m128d and \_m128i functions operating on vector types:
- \_mm512\_xxx (512 bit),
  - \_mm256\_xxx (256 bit),
  - \_mm\_xxx (128 bit),
  - . . .
- each function almost directly maps to a single assembly instruction
- most frequently used
  - \_mm512\_fmadd\_ps, \_mm512\_add\_ps, \_mm512\_mul\_ps,
  - \_mm512\_load\_ps, \_mm512\_store\_ps,

# Make a vector value from scalar value(s)

• make a uniform vector

```
1 floatv v = _mm512_set1_ps(f); // { f, f, ..., f }
```

• make an arbitrary vector

```
floatv v = _mm512_set_ps(f0, f1, f2, ..., f15);
```

# Compare and get masks

• compare all values of two vectors (with <)

```
floatv u, v; /* k[i] = u[i] < v[i] (i = 0, ..., 15) */ __mmask16 k = _mm512_cmp_ps_mask(u, v, _CMP_LT_OS);
```

• you get a 16 bits *mask* that can be used for predicated execution

#### Predicated execution

• there are "predicated" versions for many operations. e.g.,

```
float a, b, c, d;

2 /* d[i] = k[i] ? (a[i] * b[i] + c[i]) : 0 ; */

3 d = _mm512_maskz_fmadd_ps(k, a, b, c);
```

 there are many variants and similar versions for other operations (\_mmxxx\_maskx\_op\_ps/pd)

### Gather

- they take a base register + a vector of integers
- use 32 bit indices to gather 16 single precision (32 bits) values

```
float * a;
intv iv; /* int x 16 */

/* v[i] = a[iv[i]] for i = 0, 1, ..., 15 */
floatv v = _mm512_i32gather_ps((__m512i)iv, a, sizeof(float));
```

- similar versions for other combinations
  - 64 bit indices to gather 8 double precision (64 bit) values
    \_\_m512d \_mm512\_i64gather\_pd
  - 64 bit indices to gather 8 single precision (32 bit) values \_m256 \_mm512\_i64gather\_ps
  - 32 bit indices to gather 8 double precision (64 bit) values \_\_m512d \_mm512\_i32gather\_pd
- there are masked versions as well (\_mm512\_mask\_ixxgather\_ps/pd)

#### Scatter

- similar name conventions to gather
  - 32 bit indices, to get 32 bit values \_mm512\_i32scatter\_ps
  - 64 bit indices, to get 64 bit values \_mm512\_i64scatter\_pd
  - 64 bit indices, to get 32 bit values: \_mm512\_i64scatter\_ps
  - 32 bit indices, to get 64 bit values: \_mm512\_i32scatter\_pd
- you guessed it. there are masked versions (\_mm512\_mask\_ixxscatter\_ps/pd)

# Vector types and intrinsics: summary

template

```
for (i = 0; i < n; i++) {
S(i)
}

for (i = 0; i < n; i++) {
S(i:i+L)
}
```

- ullet convert every expression into its vector version, which contains what the original expression would have for the L consecutive iterations
- use masks to handle conditional execution and nested loops with variable trip counts
- vectorizing SpMV is challenging but possible with this approach